

2-Wire-Interfaced, 2.5V to 5.5V, 20-Port or 28-Port I/O Expander

General Description

The MAX7300 compact, serial-interfaced, I/O expansion peripheral provides microprocessors with up to 28 ports. Each port is individually user configurable to either a logic input or logic output.

Each port can be configured as either a push-pull logic output capable of sinking 10mA and sourcing 4.5mA, or a Schmitt logic input with optional internal pullup. Seven ports feature configurable transition detection logic, which generates an interrupt upon change of port logic level. The MAX7300 is controlled through an I²C™-compatible 2-wire serial interface, and uses four-level logic to allow 16 I²C addresses from only two select pins.

The MAX7300AAX and MAX7300AGL have 28 ports and are available in 36-pin SSOP and 40-pin QFN packages, respectively. The MAX7300AAI and MAX7300ANI have 20 ports and are available in 28-pin SSOP and 28pin DIP packages, respectively.

Applications

White Goods Automotive

Industrial Controllers System Monitoring


Features

- ♦ 400kbps I²C-Compatible Serial Interface
- ♦ 2.5V to 5.5V Operation
- ♦ -40°C to +125°C Temperature Range
- ♦ 20 or 28 I/O Ports, Each Configurable as **Push-Pull Logic Output Schmitt Logic Input Schmitt Logic Input with Internal Pullup**
- ♦ 11µA (max) Shutdown Current
- ♦ Logic Transition Detection for Seven I/O Ports


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX7300ANI	-40°C to +125°C	28 DIP
MAX7300AAI	-40°C to +125°C	28 SSOP
MAX7300AAX	-40°C to +125°C	36 SSOP
MAX7300AGL	-40°C to +125°C	40 QFN

Typical Operating Circuit



I²C is a trademark of Philips Corp.



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage (with respect to GND)	
V+	0.3V to +6V
SCL, SDA, AD0, AD1	0.3V to +6V
All Other Pins	-0.3V to $(V+ + 0.3V)$
P4-P31 Current	±30mA
GND Current	800mA
Continuous Power Dissipation ($T_A = +70^{\circ}C$))
28-Pin PDIP (derate 20.8mW/°C above +	70°C)1667mW
28-Pin SSOP (derate 9.5mW/°C above +	70°C)762mW
36-Pin SSOP (derate 11.8mW/°C above -	+70°C)941mW
40-Pin QFN (derate 23.25mW/°C aboveTa	$\lambda = +70^{\circ}C)1860$ mW

40°C to +125°C
+150°C
65°C to +150°C
+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(Typical Operating Circuit, V+ = 2.5V to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V+			2.5		5.5	V
	1.	All II 'I I	$T_A = +25^{\circ}C$		5.5	8	
Shutdown Supply Current	ISHDN	All digital inputs at V+ or GND	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			10	μΑ
		VI OI GIVE	T _{MIN} to T _{MAX}			11	
		All ports programmed	T _A = +25°C		180	240	
Operating Supply Current	IGPOH	as outputs high, no load, all other inputs	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			260	μΑ
		at V+ or GND	T _{MIN} to T _{MAX}			280	
Operating Supply Current		All ports programmed	T _A = +25°C		170	210	μА
	IGPOL	as outputs low, no load, all other inputs	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			230	
		at V+ or GND	T _{MIN} to T _{MAX}			240	
		All ports programmed	T _A = +25°C		110	135	
Operating Supply Current	I _{GPI}	as inputs without pullup, ports, and all	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			140	μΑ
		other inputs at V+ or GND	T _{MIN} to T _{MAX}			145	
INPUTS AND OUTPUTS							
Logic High Input Voltage Port Inputs	VIH			0.7 x V+			V
Logic Low Input Voltage Port Inputs	V _{IL}					0.3 x V+	V
CPIO Input Internal Pullup to V	le	V+ = 2.5V		12	19	30	
GPIO Input Internal Pullup to V+	I _{PU}	V+ = 5.5V	80	120	180	μΑ	
Hysteresis Voltage GPIO Inputs	ΔVI				0.3		V

ELECTRICAL CHARACTERISTICS (continued)

(Typical Operating Circuit, V+ = 2.5V to 5.5V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	Vou	GPIO outputs, I _{SOURCE} = 2mA, T _A = -40°C to +85°C	V+ - 0.7			V
Output High Voltage	Voн	GPIO outputs, I _{SOURCE} = 1mA, T _A = T _{MIN} to T _{MAX} (Note 2)	V+ - 0.7			V
Port Sink Current	I _{OL}	$V_{PORT} = 0.6V$	2	10	18	mA
Output Short-Circuit Current	lolsc	Port configured output low, shorted to V+	2.75	11	20	mA
Input High-Voltage SDA, SCL, AD0, AD1	VIH		0.7 x V+			V
Input Low-Voltage SDA, SCL, AD0, AD1	VIL				0.3 x V+	V
Input Leakage Current SDA, SCL	I _{IH} , I _{IL}		-50		+50	nA
Input Capacitance		(Note 2)			10	pF
Output Low-Voltage SDA	V _{OL}	I _{SINK} = 6mA			0.4	V

TIMING CHARACTERISTICS (Figure 2)

(V+ = 2.5V to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Serial Clock Frequency	fscl				400	kHz
Bus Free Time Between a STOP and a START Condition	t _{BUF}		1.3			μs
Hold Time (Repeated) START Condition	tHD, STA		0.6			μs
Repeated START Condition Setup Time	tsu, sta		0.6			μs
STOP Condition Setup Time	tsu, sto		0.6			μs
Data Hold Time	thd, dat	(Note 3)	15		900	ns
Data Setup Time	tsu, dat		100			ns
SCL Clock Low Period	tLOW		1.3			μs
SCL Clock High Period	thigh		0.7			μs
Rise Time of Both SDA and SCL Signals, Receiving	t _R	(Notes 2, 4)		20 + 0.1C _b	300	ns
Fall Time of Both SDA and SCL Signals, Receiving	t _F	(Notes 2, 4)		20 + 0.1C _b	300	ns
Fall Time of SDA Transmitting	t _{F,TX}	(Notes 2, 5)		20 + 0.1C _b	250	ns
Pulse Width of Spike Suppressed	tsp	(Notes 2, 6)	0		50	ns
Capacitive Load for Each Bus Line	Cb	(Note 2)			400	pF


TIMING CHARACTERISTICS (Figure 2) (continued)


(V+ = 2.5V to 5.5V, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.) (Note 1)


- **Note 1:** All parameters tested at $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- Note 2: Guaranteed by design.
- Note 3: A master device must provide a hold time of at least 300ns for the SDA signal (referred to V_{IL} of the SCL signal) in order to bridge the undefined region of SCL's falling edge.
- Note 4: C_b = total capacitance of one bus line in pF. t_R and t_F measured between 0.3V+ and 0.7V+.
- Note 5: I_{SINK} ≤ 6mA. C_b = total capacitance of one bus line in pF. t_R and t_F measured between 0.3V+ and 0.7V+.
- Note 6: Input filters on the SDA and SCL inputs suppress noise spikes less than 50ns.

_Typical Operating Characteristics

 $(R_{ISET} = 39k\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$











Typical Operating Characteristics (continued)

 $(R_{ISET} = 39k\Omega, T_A = +25^{\circ}C, unless otherwise noted.)$









Pin Description

	PIN			PIN			FUNCTION
SSOP/DIP	SSOP	QFN	NAME	FUNCTION			
1	1	36	ISET	Bias Current Setting. Connect ISET to GND through a resistor (R _{ISET}) value of $39k\Omega$ to $120k\Omega$.			
2, 3	2, 3	37, 38, 39	GND	Ground			
4	4	40	AD0	Address Input 0. Sets device slave address. Connect to either GND, V+, SCL, SDA to give four logic combinations. See Table 3.			
5–24	_	_	P12-P31	I/O Ports. P12 to P31 can be configured as push-pull outputs, CMOS-logic inputs, or CMOS-logic inputs with weak pullup resistor.			
_	5–32	1–10, 12–19, 21–30	P4-P31	I/O Ports. P4 to P31 can be configured as push-pull outputs, CMOS-logic inputs, or CMOS-logic inputs with weak pullup resistor.			
25	33	32	SDA	I ² C-Compatible Serial Data I/O			
26	34	33	SCL	I ² C-Compatible Serial Clock Input			
27	35	34	AD1	Address Input 1. Sets device slave address. Connect to either GND, V+, SCL, SDA to give four logic combinations. See Table 3.			
28	36	35	V+	Positive Supply Voltage. Bypass V+ to GND with minimum 0.047μF capacitor.			

Detailed Description

The MAX7300 general-purpose input/output (GPIO) peripheral provides up to 28 I/O ports, P4 to P31, controlled through an I²C-compatible serial interface. The ports can be configured to any combination of logic inputs and logic outputs, and default to logic inputs on power-up.

Figure 1 is the MAX7300 functional diagram. Any I/O port can be configured as a push-pull output (sinking 10mA, sourcing 4.5mA), or a Schmitt-trigger logic input. Each input has an individually selectable internal pullup resistor. Additionally, transition detection allows seven ports (P24 to P30) to be monitored in any maskable combination for changes in their logic status. A detected transition is flagged through a status register bit, as well as an interrupt pin (port P31), if desired.

The port configuration registers individually set the 28 ports, P4 to P31, as GPIO. A pair of bits in registers 0x09 through 0x0F sets each port's configuration (Tables 1 and 2).

The 36-pin MAX7300AAX and 40-pin MAX7300AGL have 28 ports, P4 to P31. The 28-pin MAX7300ANI and MAX7300AAI have only 20 ports available, P12 to P31. The eight unused ports should be configured as outputs on power-up by writing 0x55 to registers 0x09 and

0x0A. If this is not done, the eight unused ports remain as floating inputs and quiescent supply current rises, although there is no damage to the part.

Register Control of I/O Ports Across Multiple Drivers

The MAX7300 offers 20 or 28 I/O ports, depending on package choice. Two addressing methods are available. Any single port (bit) can be written (set/cleared) at once; or, any sequence of eight ports can be written (set/cleared) in any combination at once. There are no boundaries; it is equally acceptable to write P0 to P7, P1 to P8, or P31 to P38 (P32 to P38 are nonexistent, so the instructions to these bits are ignored).

Shutdown

When the MAX7300 is in shutdown mode, all ports are forced to inputs, and the pullup current sources are turned off. Data in the port and control registers remain unaltered, so port configuration and output levels are restored when the MAX7300 is taken out of shutdown. The MAX7300 can still be programmed while in shutdown mode. For minimum supply current in shutdown mode, logic inputs should be at GND or V+ potential. Shutdown mode is exited by setting the S bit in the configuration register (Table 8).

Table 1. Port Configuration Map

REGISTER	ADDRESS	REGISTER DATA									
REGISTER	CODE (HEX)	D7	D6	D5	D4	D3	D2	D1	D0		
Port Configuration for P7, P6, P5, P4	0x09	P7 P6		P7 P6		P5		P	94		
Port Configuration for P11, P10, P9, P8	0x0A	P.	P11		P10		P10 P9		P9 P8		8
Port Configuration for P15, P14, P13, P12	0x0B	P.	15	P14		P14 P13		P	12		
Port Configuration for P19, P18, P17, P16	0x0C	P.	P19 P18 P17		P17		Р	16			
Port Configuration for P23, P22, P21, P20	0x0D	0x0D P23 P22 P21		P23 P22		P23 P22		21	P2	20	
Port Configuration for P27, P26, P25, P24	0x0E	P27		P27 P26		P27 P26		P2	25	P:	24
Port Configuration for P31, P30, P29, P28	0x0F	P3	31 P30		P30		29	P:	28		

Table 2. Port Configuration Matrix

MODE	FUNCTION	PORT REGISTER	PIN BEHAVIOR	ADDRESS CODE (HEX)	CONFIG	ORT URATION PAIR
					UPPER	LOWER
	DO NOT USE THIS SETTING				0	0
Outrout	CDIO Octavit	Written Low	Active-low logic output	0,000 to 0,000	0	4
Output	GPIO Output Written Hig		Active-high logic output	0x09 to 0x0F	0	
Input	GPIO Input without Pullup	Reading Port	Schmitt logic output	0x09 to 0x0F	1	0
Input	GPIO Input with Pullup	Reading Port	Schmitt logic input with pullup	0x09 to 0x0F	1	1

Serial Interface

Serial Addressing

The MAX7300 operates as a slave that sends and receives data through an I²C-compatible 2-wire interface. The interface uses a serial data line (SDA) and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX7300, and generates the SCL clock that synchronizes the data transfer (Figure 2).

The MAX7300 SDA line operates as both an input and an open-drain output. A pullup resistor, typically $4.7k\Omega$, is required on SDA. The MAX7300 SCL line operates only as an input. A pullup resistor, typically $4.7k\Omega$, is required on SCL if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START condition (Figure 3) sent by a master, followed by the MAX7300 7-bit slave address plus R/\overline{W} bit (Figure 6), a register address byte, one or more data bytes, and finally a STOP condition (Figure 3).

Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high. When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission (Figure 3).

Bit Transfer

One data bit is transferred during each clock pulse. The data on SDA must remain stable while SCL is high (Figure 4).

Acknowledge

The acknowledge bit is a clocked 9th bit, which the recipient uses to handshake receipt of each byte of data (Figure 5). Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, such that the SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the MAX7300, the MAX7300 generates the acknowledge bit since the




Figure 1. MAX7300 Functional Diagram

MAX7300 is the recipient. When the MAX7300 is transmitting to the master, the master generates the acknowledge bit since the master is the recipient.

Slave Address

The MAX7300 has a 7-bit-long slave address (Figure 6). The eighth bit following the 7-bit slave address is the R/\overline{W} bit. It is low for a write command and high for a read command.

The first 3 bits (MSBs) of the MAX7300 slave address are always 100. Slave address bits A3, A2, A1, and A0 are selected by the address inputs, AD1 and AD0. These two input pins can be connected to GND, V+, SDA, or SCL. The MAX7300 has 16 possible slave

addresses (Table 3), and therefore a maximum of 16 MAX7300 devices can share the same interface.

Message Format for Writing the MAX7300

A write to the MAX7300 comprises the transmission of the MAX7300's slave address with the R/\overline{W} bit set to zero, followed by at least 1 byte of information. The first byte of information is the command byte. The command byte determines which register of the MAX7300 is to be written by the next byte, if received. If a STOP condition is detected after the command byte is received, then the MAX7300 takes no further action (Figure 7) beyond storing the command byte.




Figure 2. 2-Wire Serial Interface Timing Details




Figure 3. Start and Stop Conditions




Figure 4. Bit Transfer

Any bytes received after the command byte are considered data bytes. The first data byte goes into the internal register of the MAX7300 selected by the command byte (Figure 8). If multiple data bytes are transmitted before a STOP condition is detected, these bytes are generally stored in subsequent MAX7300 internal registers because the command byte address generally autoincrements (Table 4).

Message Format for Reading

The MAX7300 is read using the MAX7300's internally stored command byte as address pointer, the same way the stored command byte is used as address pointer for

a write. The pointer generally autoincrements after each data byte is read using the same rules as for a write (Table 4). Thus, a read is initiated by first configuring the MAX7300's command byte by performing a write (Figure 7). The master can now read 'n' consecutive bytes from the MAX7300, with the first data byte being read from the register addressed by the initialized command byte (Figure 9). When performing read-after-write verification, remember to reset the command byte's address because the stored control byte address generally has been autoincremented after the write (Table 4). Table 5 is the register address map.




Figure 5. Acknowledge




Figure 6. Slave Address

Operation with Multiple Masters

If the MAX7300 is operated on a 2-wire interface with multiple masters, a master reading the MAX7300 should use a repeated start between the write, which sets the MAX7300's address pointer, and the read(s) that takes the data from the location(s). This is because it is possible for master 2 to take over the bus after master 1 has set up the MAX7300's address pointer, but before master 1 has read the data. If master 2 subsequently changes, the MAX7300's address pointer, then master 1's delayed read can be from an unexpected location.

Command Address Autoincrementing

Address autoincrementing allows the MAX7300 to be configured with the shortest number of transmissions by minimizing the number of times the command address needs to be sent. The command address stored in the MAX7300 generally increments after each data byte is written or read (Table 4).

Initial Power-Up

On initial power-up, all control registers are reset and the MAX7300 enters shutdown mode (Table 6).

Transition (Port Data Change) Detection

Port transition detection allows seven maskable ports P24 to P30 to be continuously monitored for changes in their logic status (Figure 10). Enable transition detection by setting the M bit in the configuration register (Table 9) after setting the mask register. If port 31 is configured as an output (Tables 1 and 2), then P31 automatically becomes an interrupt request (IRQ) output to flag detected transitions. Port 31 can be configured and used as a general-purpose input port instead, if not required for use as the IRQ output.

The mask register determines which of the seven ports P24 to P30 are monitored (Table 10). Set the appropriate mask bit to enable that port for transition detect. Clear the mask bit if transitions on that port are to be ignored by the transition detection logic. Ports are monitored regardless of their I/O configuration, both input and output.




Figure 7. Command Byte Received




Figure 8. Command and Single Data Byte Received

The MAX7300 maintains an internal 7-bit snapshot register to hold the comparison copy of the logic states of ports P24 to P30. The snapshot register is updated with the condition of P24 to P31 whenever the configuration register is written with the M bit set. The update action occurs regardless of the previous state of the M bit so that it is not necessary to clear the M bit and then reset it in order to update the snapshot register.

When the data change detection bit is set, the MAX7300 continuously compares the snapshot register against the changing states of P24 to P31. When a difference occurs, the IRQ bit (mask register bit D7) is set and IRQ port P31 goes high if it is configured as an output.

The IRQ bit and IRQ output remain set until the mask register is next read or written, so if the IRQ is set, then the mask register reads with bit D7 set. Writing the mask register clears the IRQ bit and resets the IRQ output, regardless of the value of bit D7 written.

External Component RISET

The MAX7300 uses an external resistor, RISET, to set internal biasing. Use a resistor value of $39k\Omega$.

Applications Information

Low-Voltage Operation

The MAX7300 operates down to 2V supply voltage (although the sourcing and sinking currents are not guaranteed), providing that the MAX7300 is powered up initially to at least 2.5V to trigger the device's internal reset.

Power-Supply Considerations

The MAX7300 operates with power-supply voltages of 2.5V to 5.5V. Bypass the power supply to GND with a 0.047µF capacitor as close to the device as possible. Add a 1µF capacitor if the MAX7300 is far away from the board's input bulk decoupling capacitor.

Chip Information

TRANSISTOR COUNT: 33,559

PROCESS: CMOS




Figure 9. 'n' Data Bytes Received

Table 3. MAX7300 Address Map

	PIN ECTION		DEVICE ADDRESS					
AD1	AD0	A6	A 5	A4	А3	A2	A1	A0
GND	GND	1	0	0	0	0	0	0
GND	V+	1	0	0	0	0	0	1
GND	SDA	1	0	0	0	0	1	0
GND	SCL	1	0	0	0	0	1	1
V+	GND	1	0	0	0	1	0	0
V+	V+	1	0	0	0	1	0	1
V+	SDA	1	0	0	0	1	1	0
V+	SCL	1	0	0	0	1	1	1
SDA	GND	1	0	0	1	0	0	0
SDA	V+	1	0	0	1	0	0	1
SDA	SDA	1	0	0	1	0	1	0
SDA	SCL	1	0	0	1	0	1	1
SCL	GND	1	0	0	1	1	0	0
SCL	V+	1	0	0	1	1	0	1
SCL	SDA	1	0	0	1	1	1	0
SCL	SCL	1	0	0	1	1	1	1

Table 4. Autoincrement Rules

COMMAND BYTE ADDRESS RANGE	AUTOINCREMENT BEHAVIOR
x0000000 to x1111110	Command address autoincrements after byte read or written
x1111111	Command address remains at x1111111 after byte written or read

Table 5. Register Address Map

DECISTED		COMMAND ADDRESS								
REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	CODE	
No-Op	Х	0	0	0	0	0	0	0	0x00	
Configuration	Х	0	0	0	0	1	0	0	0x04	
Transition Detect Mask	Х	0	0	0	0	1	1	0	0x06	
Factory Reserved; do not write to this port	X	0	0	0	0	1	1	1	0x07	
Port Configuration P7, P6, P5, P4	X	0	0	0	1	0	0	1	0x09	
Port Configuration P11, P10, P9, P8	Х	0	0	0	1	0	1	0	0x0A	
Port Configuration P15, P14, P13, P12	X	0	0	0	1	0	1	1	0x0B	
Port Configuration P19, P18, P17, P16	Х	0	0	0	1	1	0	0	0x0C	
Port Configuration P23, P22, P21, P20	X	0	0	0	1	1	0	1	0x0D	
Port Configuration P27, P26, P25, P24	Х	0	0	0	1	1	1	0	0x0E	
Port Configuration P31, P30, P29, P28	Х	0	0	0	1	1	1	1	0x0F	
Port 0 only (virtual port, no action)	Х	0	1	0	0	0	0	0	0x20	
Port 1 only (virtual port, no action)	Х	0	1	0	0	0	0	1	0x21	
Port 2 only (virtual port, no action)	X	0	1	0	0	0	1	0	0x22	
Port 3 only (virtual port, no action)	Х	0	1	0	0	0	1	1	0x23	
Port 4 only	Х	0	1	0	0	1	0	0	0x24	
Port 5 only	X	0	1	0	0	1	0	1	0x25	
Port 6 only	Х	0	1	0	0	1	1	0	0x26	
Port 7 only	X	0	1	0	0	1	1	1	0x27	
Port 8 only	Х	0	1	0	1	0	0	0	0x28	
Port 9 only	X	0	1	0	1	0	0	1	0x29	
Port 10 only	Х	0	1	0	1	0	1	0	0x2A	
Port 11 only	Х	0	1	0	1	0	1	1	0x2B	
Port 12 only	X	0	1	0	1	1	0	0	0x2C	
Port 13 only	Х	0	1	0	1	1	0	1	0x2D	
Port 14 only	X	0	1	0	1	1	1	0	0x2E	
Port 15 only	Х	0	1	0	1	1	1	1	0x2F	
Port 16 only	Х	0	1	1	0	0	0	0	0x30	
Port 17 only	Х	0	1	1	0	0	0	1	0x31	
Port 18 only	X	0	1	1	0	0	1	0	0x32	
Port 19 only	X	0	1	1	0	0	1	1	0x33	
Port 20 only	X	0	1	1	0	1	0	0	0x34	
Port 21 only	Х	0	1	1	0	1	0	1	0x35	
Port 22 only	Х	0	1	1	0	1	1	0	0x36	
Port 23 only	Х	0	1	1	0	1	1	1	0x37	
Port 24 only	Х	0	1	1	1	0	0	0	0x38	
Port 25 only	Х	0	1	1	1	0	0	1	0x39	

Table 5. Register Address Map (continued)

DECICTED		COMMAND ADDRESS										
REGISTER	D15	D14	D13	D12	D11	D10	D9	D8	CODE			
Port 26 only	Х	0	1	1	1	0	1	0	0x3A			
Port 27 only	Х	0	1	1	1	0	1	1	0x3B			
Port 28 only	Х	0	1	1	1	1	0	0	0x3C			
Port 29 only	Х	0	1	1	1	1	0	1	0x3D			
Port 30 only	Х	0	1	1	1	1	1	0	0x3E			
Port 31 only	Х	0	1	1	1	1	1	1	0x3F			
4 ports 4-7 (data bits D0-D3)	Х	1	0	0	0	0	0	0	0x40			
5 ports 4-8 (data bits D0-D4)	Х	1	0	0	0	0	0	1	0x41			
6 ports 4-9 (data bits D0-D5)	Х	1	0	0	0	0	1	0	0x42			
7 ports 4-10 (data bits D0-D6)	Х	1	0	0	0	0	1	1	0x43			
8 ports 4–11	Х	1	0	0	0	1	0	0	0x44			
8 ports 5–12	Х	1	0	0	0	1	0	1	0x45			
8 ports 6–13	Х	1	0	0	0	1	1	0	0x46			
8 ports 7–14	Х	1	0	0	0	1	1	1	0x47			
8 ports 8–15	Х	1	0	0	1	0	0	0	0x48			
8 ports 9–16	Х	1	0	0	1	0	0	1	0x49			
8 ports 10–17	Х	1	0	0	1	0	1	0	0x4A			
8 ports 11–18	Х	1	0	0	1	0	1	1	0x4B			
8 ports 12–19	Х	1	0	0	1	1	0	0	0x4C			
8 ports 13–20	Х	1	0	0	1	1	0	1	0x4D			
8 ports 14–21	Х	1	0	0	1	1	1	0	0x4E			
8 ports 15–22	Х	1	0	0	1	1	1	1	0x4F			
8 ports 16–23	X	1	0	1	0	0	0	0	0x50			
8 ports 17–24	Х	1	0	1	0	0	0	1	0x51			
8 ports 18–25	Х	1	0	1	0	0	1	0	0x52			
8 ports 19–26	Х	1	0	1	0	0	1	1	0x53			
8 ports 20–27	Х	1	0	1	0	1	0	0	0x54			
8 ports 21–28	Х	1	0	1	0	1	0	1	0x55			
8 ports 22–29	Х	1	0	1	0	1	1	0	0x56			
8 ports 23–30	Х	1	0	1	0	1	1	1	0x57			
8 ports 24–31	Х	1	0	1	1	0	0	0	0x58			
7 ports 25–31	Х	1	0	1	1	0	0	1	0x59			
6 ports 26–31	Х	1	0	1	1	0	1	0	0x5A			
5 ports 27–31	Х	1	0	1	1	0	1	1	0x5B			
4 ports 28–31	Х	1	0	1	1	1	0	0	0x5C			
3 ports 29–31	Х	1	0	1	1	1	0	1	0x5D			
2 ports 30–31	Х	1	0	1	1	1	1	0	0x5E			
1 port 31 only	Х	1	0	1	1	1	1	1	0x5F			

Note: Unused bits read as zero.

Table 6. Power-Up Configuration

REGISTER FUNCTION	POWER-UP CONDITION	ADDRESS CODE	REGISTER DATA								
FONCTION		(HEX)	D7	D6	D5	D4	D3	D2	D1	D0	
Port Register Bits 4 to 31	GPIO Output Low	0x24 to 0x3F	Х	Х	Х	Х	Х	Х	Х	0	
Configuration Register	•		0	0	Х	Х	Х	Х	Х	0	
Input Mask Register	All Clear (Masked Off)		Х	0	0	0	0	0	0	0	
Port Configuration	guration P7, P6, P5, P4: GPIO Inputs without Pullup		1	0	1	0	1	0	1	0	
Port Configuration	P11, P10, P9, P8: GPIO Inputs without Pullup	0x0A	1	0	1	0	1	0	1	0	
Port Configuration	P15, P14, P13, P12: GPIO Inputs without Pullup	0x0B	1	0	1	0	1	0	1	0	
Port Configuration	P19, P18, P17, P16: GPIO Inputs without Pullup	0x0C	1	0	1	0	1	0	1	0	
Port Configuration	P23, P22, P21, P20: GPIO Inputs without Pullup		1	0	1	0	1	0	1	0	
Port Configuration	P27, P26, P25, P24: GPIO Inputs without Pullup	0x0E	1	0	1	0	1	0	1	0	
Port Configuration	T P31 P30 P29 P28 GPIO Inputs without Pullup T		1	0	1	0	1	0	1	0	

X = unused bits; if read, zero results.

Table 7. Configuration Register Format

FUNCTION	ADDRESS CODE				REGISTI	R DATA			
FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Configuration Register	0x04	М	0	Х	Х	Χ	Х	Χ	S

Table 8. Shutdown Control (S Data Bit D0) Format

FUNCTION	ADDRESS CODE				REGISTE	R DATA			
FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Shutdown	0x04	М	0	Χ	Χ	Χ	Χ	Х	0
Normal Operation	0x04	М	0	X	Х	X	Х	Х	1

Table 9. Transition Detection Control (M Data Bit D7) Format

EUNCTION	ADDRESS CODE				REGISTI	R DATA			
FUNCTION	(HEX)	D7	D6	D5	D4	D3	D2	D1	D0
Disabled	0x04	0	0	Х	Х	Х	X	Χ	S
Enabled	0x04	1	0	Х	Χ	Χ	Χ	Х	S

Table 10. Transition Detection Mask Register

FUNCTION	REGISTER	READ/			RE	GISTER D	ATA			
FUNCTION	ADDRESS (HEX)	WRITE	D7	D6	D5	D4	D3	D2	D1	D0
Mask	0x06	Read	IRQ Status*	Port	Port	Port	Port	Port 26	Port	Port
Register	UXUb	Write	Unchanged	30 mask	29 mask	28 mask	27 mask	26 mask	25 mask	24 mask

^{*}IRQ is automatically cleared after it is read.





Figure 10. Maskable GPIO Ports P24 to P31


Pin Configurations (continued)



18 ______ /II/XI/II


Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



20 ______ MAXIN

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

NOTES:

- 1. DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (.012 INCHES MAXIMUM)
- 2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. 1994.

Nd is the number of terminals.

Nd is the number of terminals in X-direction & Ne is the number of terminals in Y-direction.

DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.

THE PIN #1 IDENTIFIER MUST BE EXISTED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR INK/LASER MARKED.

6. EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

- 7. ALL DIMENSIONS ARE IN MILLIMETERS.
- 8. PACKAGE WARPAGE MAX 0.05mm.

APPLIED FOR EXPOSED PAD AND TERMINALS.

EXCLUDE EMBEDDING PART OF EXPOSED PAD FROM MEASURING.

- 10. MEETS JEDEC MO220.
- 11. THIS PACKAGE OUTLINE APPLIES TO ANVIL SINGULATION (STEPPED SIDES) AND TO SAW SINGULATION (STRAIGHT SIDES) QFN STYLES


S Y M B O	COMMON									
MB	DIMENSIONS									
°L	MIN.	NOM.	MAX.	No _{TE}						
Α	0.80	0.90	1.00							
A1	0.00	0.01	0.05							
A2	0.00	0.65	0.80							
A3		0.20 REF.								
D		6.00 BSC								
D1		5.75 BSC								
Ε		6.00 BSC								
E1		5.75 BSC								
θ	0,		12°							
Р	0		0.60							
D2	1.75		4.25							
E2	1.75		4.25							

S Y M		PITCH VARIATION C									
1 8	MIN.	MIN. NOM. MAX. ^{Nο} τ _ε MIN. NOM. MAX.									
Œ		0.50 BSC				0.50 BSC					
N		36		3		40					
N	d	9		3		10					
N-	е	9		3	10						
L	0.50	0.60	0.75		0.30 0.40 0.50						
Ь	0.18	0.23	0.30	4	0.18	0.23	0.30				



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.