

**SCOPE: MICROPROCESSOR SUPERVISORY CIRCUITS**

<b>Device Type</b>	<b>Generic Number</b>
01	MAX696(x)/883B
02	MAX697(x)/883B

**Case Outline(s).** The case outlines shall be designated in Mil-Std-1835 and as follows:

<b>Outline Letter</b>	<b>Mil-Std-1835</b>	<b>Case Outline</b>	<b>Package Code</b>
<b>MAXIM SMD</b>			
JE      E	GDIP1-T16 or CDIP2-T16	16 LEAD CERDIP	J16
LP      2	CQCC1-N20	20 Pin Leadless Chip	L20

**Absolute Maximum Ratings**

Terminal Voltage

V <sub>CC</sub> for 01 .....	-0.3V to +6.0V
V <sub>CC</sub> for 02 .....	+0.3V
V <sub>BATT</sub> for 01 .....	-0.3V to +6.0V
GND for 02 .....	-0.3V
All other Inputs 1/	-0.3V to (V <sub>OUT</sub> +0.5V)

Input Current

V <sub>CC</sub> .....	200mA
V <sub>BATT</sub> .....	50mA
GND .....	20mA

Output Current

V <sub>OUT</sub> .....	Short-circuit protected
All other outputs .....	20mA

Rate of Rise, V<sub>CC</sub>, V<sub>BATT</sub> ..... 100V/μs

Lead Temperature (soldering, 10 seconds) ..... +300°C

Storage Temperature ..... -65°C to +160°C

Continuous Power Dissipation ..... T<sub>A</sub>=+70°C

16 lead CERDIP(derate 10.0mW/°C above +70°C) ..... 800mW

20 lead LCC(derate 9.1mW/°C above +70°C) ..... 727mW

Junction Temperature T<sub>J</sub> ..... +150°C

Thermal Resistance, Junction to Case, ΘJC:

Case Outline 16 lead CERDIP ..... 50°C/W

Case Outline 20 leadless Chip carrier ..... 20°C/W

Thermal Resistance, Junction to Ambient, ΘJA:

Case Outline 16 lead CERDIP ..... 100°C/W

Case Outline 20 leadless Chip carrier ..... 110°C/W

**Recommended Operating Conditions**

Ambient Operating Range (T<sub>A</sub>) ..... -55°C to +125°C

Supply Voltage Range (V<sub>CC</sub>) ..... +3.0V to 5.5V

NOTE 1: The input voltage limits on PFI and WDI may be exceeded if the input current is limited to less than 10mA.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**TABLE 1. ELECTRICAL TESTS:**

TEST	Symbol	CONDITIONS $-55^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ <sup>2/</sup> Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
Operating Voltage Range	V <sub>CC</sub>		1,2,3	01	3.2	5.5	V
	V <sub>BATT</sub>			02	3.0	5.5	
				01	2.0	V <sub>CC</sub> -0.3	
Supply Current	I <sub>CC</sub>		1,2,3	02		400	μA
<b>BATTERY-BACKUP SWITCHING</b>							
Output Voltage	V <sub>OUT</sub>	I <sub>OUT</sub> =1mA  I <sub>OUT</sub> =50mA	1,2,3	01	V <sub>CC</sub> -0.3  V <sub>CC</sub> -0.5		V
Output Voltage-Battery-Backup Mode	BATT <sub>OUT</sub>	I <sub>OUT</sub> =250μA, V <sub>CC</sub> <V <sub>BATT</sub> -0.2V	1,2,3	01	VBATT-0.1		V
Supply Current (Excludes I <sub>OUT</sub> )	I <sub>CC</sub>	I <sub>OUT</sub> =1mA	1 2,3	01		4 7	mA
		I <sub>OUT</sub> =50mA	1 2,3			7 10	
Supply Current in Battery-Backup Mode	I <sub>BATT</sub>	V <sub>CC</sub> =0V, V <sub>BATT</sub> =2.8V	1 2,3	01		1 10	μA
Battery Standby Leakage Current	BATT <sub>S<sub>LKG</sub></sub>	5.5V>V <sub>CC</sub> >V <sub>BATT</sub> +1V	1 2,3	01	-0.10 -1.00	0.02 0.02	μA
Battery-Switchover Threshold, V <sub>CC</sub> to V <sub>BATT</sub>	BATT <sub>SW<sub>TH</sub></sub>	Power-Up or Power-Down	1,2,3	All	-200	+200	mV
BATT ON Output Voltage	BATT <sub>ON<sub>OUT</sub></sub>	I <sub>SINK</sub> =1.6mA	1,2,3	01		0.4	V
BATT ON Output Short-Circuit Current	BATT <sub>ON<sub>IOS</sub></sub>	BATT ON = V <sub>OUT</sub>	1,2,3	01		60	mA
		BATT ON =0V, V <sub>CC</sub> =0V				0.5	25
<b>RESET AND WATCHDOG TIMING</b>							
Low-Line Threshold	LL <sub>IN</sub>	V <sub>CC</sub> =5V, 3V	1,2,3	All	1.25	1.35	V
Reset Timeout Delay	R <sub>DEL</sub>	OSC SEL High, V <sub>CC</sub> =5V	9 10,11	All	35 31	70 78	ms
Watchdog Timeout Period, Internal Oscillator	WD <sub>INT</sub>	Long period, V <sub>CC</sub> =5V	9 10,11	All	1.00 0.90	2.25 2.42	sec
		Short period, V <sub>CC</sub> =5V	9 10,11		70 62	140 154	ms
Watchdog Timeout Period, External Clock	WD <sub>EXT</sub>	Long period	9,10,11	All	3840	4097	Clock Cycles
		Short period			768	1025	
Minimum WDI Input Pulse Width	WDI <sub>PW</sub>	V <sub>IL</sub> =0.4V, V <sub>IH</sub> =4.0V, V <sub>CC</sub> =5V	9 10,11	All	200 300		ns
RESET Output Voltage	̄R <sub>V<sub>OH</sub></sub>	I <sub>SOURCE</sub> =1μA, V <sub>CC</sub> =5V	9,10,11	All	3.5		V

TEST	Symbol	CONDITIONS $-55^{\circ}\text{C} \leq T_{\text{A}} \leq +125^{\circ}\text{C}$ 2/ Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
RESET Output Voltage	$\overline{R}_{\text{VOL}}$	$I_{\text{SINK}}=1.6\text{mA}$	1,2,3	All 01		0.4	V
		$I_{\text{SINK}}=400\mu\text{A}, V_{\text{CC}}=0\text{V}$				0.4	
LOWLINE Output Voltage	$\overline{L}_{\text{VVOH}}$	$I_{\text{SOURCE}}=1\mu\text{A}, V_{\text{CC}}=5\text{V}$	1,2,3	All	3.5		V
	$\overline{L}_{\text{VVL}}$	$I_{\text{SINK}}=800\mu\text{A}$				0.4	
RESET Output Voltage	$R_{\text{VOH}}$	$I_{\text{SOURCE}}=1\mu\text{A}, V_{\text{CC}}=5\text{V}$	1,2,3	All	3.5		V
	$R_{\text{VOL}}$	$I_{\text{SINK}}=1.6\text{mA}$				0.4	
WDO Output Voltage High	$\overline{W}_{\text{DO}}_{\text{VOH}}$	$I_{\text{SOURCE}}=1\mu\text{A}, V_{\text{CC}}=5\text{V}$	1,2,3	All	3.5		V
WDO Output Voltage Low	$\overline{W}_{\text{DO}}_{\text{VOL}}$	$I_{\text{SINK}}=800\mu\text{A}$	2,3			0.4	V
Output Short-Circuit Current	$I_{\text{OS}}$	RESET, $\overline{W}_{\text{DO}}$ , $\overline{\text{RESET}}$ , LOWLINE	1,2,3	All	1.0	25	$\mu\text{A}$
WDI Input Threshold Logic Low	$W_{\text{DI}}_{\text{VIL}}$	$V_{\text{CC}}=5\text{V}$ NOTE 3	1 2,3	All		0.8 0.4	V
WDI Input Threshold Logic High	$W_{\text{DI}}_{\text{VIH}}$	$V_{\text{CC}}=5\text{V}$ NOTE 3	1	01 02	3.5 3.8		V
			2,3	All	4.0		
WDI Input Current	$W_{\text{DI}}_{\text{IN}}$	WDI= $V_{\text{OUT}}$ WDI= $V_{\text{CC}}$ WDI=0V	1	01 02 All	-50	50 50	$\mu\text{A}$
		WDI= $V_{\text{OUT}}$ WDI= $V_{\text{CC}}$ WDI=0V	2,3	01 02 All	-80	80 80	
<b>POWER-FAIL DETECTOR</b>							
PFI Input Threshold	$P_{\text{FI}}_{\text{VIN}}$	$V_{\text{CC}}=3\text{V}, 5\text{V}$	1,2,3	All	1.2	1.4	V
PFI-LLIN Threshold Difference	$P_{\text{FI}}_{\text{LLIN}}$	$V_{\text{CC}}=3\text{V}, 5\text{V}$	1	All	-50	50	mV
PFI Input Current	$P_{\text{FI}}_{\text{IN}}$		1,2,3	All	-25	25	nA
LLIN Input Current	$L_{\text{LIN}}1$		1,2,3	All	-500 -25	25 25	nA
PFO Output Voltage	$\overline{P}_{\text{FO}}_{\text{VOH}}$	$I_{\text{SOURCE}}=1\mu\text{A}, V_{\text{CC}}=5\text{V}$	1	All	3.5		V
	$\overline{P}_{\text{FO}}_{\text{VOL}}$	$I_{\text{SINK}}=1.6\text{mA}$	2,3			0.4	
PFO Short-Circuit Source Current	$\overline{P}_{\text{FO}}_{\text{IOS}}$	$P_{\text{FI}}=V_{\text{IH}}, \overline{P}_{\text{FO}}=0\text{V}$	1,2,3	All	1.0	25	$\mu\text{A}$

TEST	Symbol	CONDITIONS $-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ <sup>2/</sup> Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
<b>CHIP-ENABLE GATING</b>							
CE IN Threshold Logic Low	$\overline{\text{CE}}_{\text{VIL}}$		1 2,3	02		0.8 0.4	V
CE IN Threshold Logic High	$\overline{\text{CE}}_{\text{VIH}}$	$V_{\text{CC}}=5\text{V}$	1 2,3	02	3.0 3.5		V
CE IN Pull-Up Current	$\overline{\text{CE IN}_{\text{PI}}}$		1,2,3	02	1.0	25	$\mu\text{A}$
CE OUT Output Voltage High	$\overline{\text{CE}}_{\text{VOH}}$	$I_{\text{SOURCE}}=800\mu\text{A}$ $I_{\text{SOURCE}}=1\mu\text{A}$	1,2,3	02	$V_{\text{OUT}}-0.5$ $V_{\text{OUT}}-0.05$		V
CE Output Voltage Low	$\overline{\text{CE}}_{\text{VOL}}$	$I_{\text{SINK}}=1.6\text{mA}$	1,2,3	02		0.4	V
CE Propagation Delay	$t_{\text{PDCE}}$	$V_{\text{CC}}=5\text{V}$	9 10,11	02		150 250	ns
<b>OSCILLATOR</b>							
OSC IN Input Current	$\text{OSCI}_{\text{IN}}$		1,2,3	All		25	$\mu\text{A}$
OSC SEL Input Pull-Up Current	$\text{OSC SEL}_{\text{IN}}$	$V_{\text{CC}}=5\text{V}$	1,2,3	All	1	25	$\mu\text{A}$
OSC IN Frequency Range	$\text{OSC IN}_{\text{frq}}$	$\text{OSC SEL}=0\text{V}, V_{\text{CC}}=5\text{V}$	9,10,11	All	0	250	kHz
OSC IN Frequency	$\text{OSC}_{\text{IN}}$	$\text{OSC SEL}=0\text{V}, C_{\text{osc}}=47\text{pF}$ NOTE 4	9	All	4		kHz

NOTE 2:  $V_{\text{CC}}$ =full operating range,  $V_{\text{BATT}}=+2.8\text{V}$ .

NOTE 3: WDI is guaranteed to be in the mid-level (inactive) state if WDI is floating and  $V_{\text{CC}}$  is in the operating range. WDI is internally biased to 38% of  $V_{\text{CC}}$  with an impedance of approximately  $125\text{k}\Omega$

NOTE 4: Typical for design purposes only but not tested.

	Package	ORDERING INFORMATION:	SMD NUMBER
01	16 pin CERDIP	MAX696MJE/883B	5962-9312502MEA
01	20 pin LCC	MAX696MLP/883B	5962-9312502M2C
02	16 pin CERDIP	MAX697MJE/883B	5962-9312501MEA
02	20 pin LCC	MAX697MLP/883B	5962-9312501M2C

**TERMINAL CONNECTIONS:**

	MAX696	MAX696	MAX697	MAX697
	J16	L20	J16	L20
1	V <sub>BATT</sub>	NC	TEST	NC
2	V <sub>OUT</sub>	V <sub>BATT</sub>	NC	TEST
3	V <sub>CC</sub>	V <sub>OUT</sub>	V <sub>CC</sub>	NC
4	GND	V <sub>CC</sub>	LLIN	V <sub>CC</sub>
5	BATT ON	GND	GND	LLIN
6	<u>LOWLINE</u>	NC	<u>LOWLINE</u>	NC
7	OSC IN	BATT ON	OSC IN	GND
8	OSC SEL	<u>LOWLINE</u>	OSC SEL	<u>LOWLINE</u>
9	PFI	OSC IN	PFI	OSC IN
10	<u>PFO</u>	OSC SEL	<u>PFO</u>	OSC SEL
11	WDI	NC	WDI	NC
12	NC	PFI	<u>CE OUT</u>	PFI
13	LLIN	<u>PFO</u>	<u>CE IN</u>	<u>PFO</u>
14	<u>WDO</u>	WDI	<u>WDO</u>	WDI
15	<u>RESET</u>	NC	<u>RESET</u>	<u>CE OUT</u>
16	RESET	NC	RESET	NC
17		LLIN		<u>CE IN</u>
18		<u>WDO</u>		<u>WDO</u>
19		<u>RESET</u>		<u>RESET</u>
20		RESET		RESET

## QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
  1. Test condition A, B, C, D.
  2. TA = +125°C, minimum.
  3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

**TABLE 2. ELECTRICAL TEST REQUIREMENTS**

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 9, 10, 11
Group A Test Requirements Method 5005	1, 2, 3, 9, 10, 11
Group C and D End-Point Electrical Parameters Method 5005	1

\* PDA applies to Subgroup 1 only.