

SCOPE: MICROPROCESSOR SUPERVISORY CIRCUIT

<u>Device Type</u>	<u>Generic Number</u>
01	MAX691AMJE/883B
02	MAX693AMJE/883B

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

<u>Outline Letter</u>	<u>Mil-Std-1835</u>	<u>Case Outline</u>	<u>Package Code</u>
JE	GDIP1-T16 or CDIP2-T16	16 LEAD Cerdip	J16

Absolute Maximum Ratings

Terminal Voltages (with respect to GND)

V_{CC}	-0.3V to +6V
V_{BATT}	-0.3V to +6V
All other Inputs.....	-0.3V to ($V_{OUT} + 0.3V$)

Input Current

V_{CC} Peak	1.0A
V_{CC} Continuous	250mA
V_{BATT} Peak	250mA
V_{BATT} Continuous.....	25mA
GND, BATT ON	100mA
All other Outputs	25mA

Continuous Power Dissipation $T_A = 70^\circ C$

Lead Temperature (soldering, 10 seconds) $+300^\circ C$

Storage Temperature $-65^\circ C$ to $+150^\circ C$

16 lead Cerdip(derate 10.00mW/ $^\circ C$ above $+70^\circ C$) 800mW

Junction Temperature T_J $+150^\circ C$

Thermal Resistance, Junction to Case, θ_{JC} :

Case Outline 16 lead Cerdip..... $50^\circ C/W$

Thermal Resistance, Junction to Ambient, θ_{JA} :

Case Outline 16 lead Cerdip..... $100^\circ C/W$

Recommended Operating Conditions.

Ambient Operating Range (T_A) $-55^\circ C$ to $125^\circ C$

Stresses above the absolute maximum rating may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 1 ELECTRICAL TESTS

TEST	Symbol	CONDITIONS -55 C ≤ T _A ≤ +125°C VBATT=+2.8V V _{CC} =4.75V to 5.5V for -01, V _{CC} =4.5V to 5.5V for -02, Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Unit
Operating Voltage Range V _{CC} , VBATT		Note 1	1,2,3	All	0	5.5	V
Output Voltage	V _{OUT}	V _{CC} =4.5V I _{OUT} =250mA I _{OUT} =25mA	1,2,3	All		V _{CC} -.40 V _{CC} -.05	V
V _{CC} - to -V _{OUT} ON Resistance		V _{CC} =4.5V	1,2,3	All		1.6	Ohm
V _{OUT} in Battery-Backup Mode		VBATT=4.5V, I _{OUT} =20mA VBATT=2.8V, I _{OUT} =10mA VBATT=2.0V, I _{OUT} =5mA	1,2,3	All	VBATT- 0.3 VBATT- .25 VBATT- .15		V
VBATT-to-V _{OUT} ON Resistance		VBATT=4.5V VBATT=2.8V VBATT=2.0V	1,2,3	All		15 25 30	Ohm
Supply Current in Normal Operating Mode (Excludes I _{OUT})		V _{CC} >VBATT-1V	1,2,3	All		100	μA
Supply Current in Battery- Backup Mode (Excludes I _{OUT})		V _{CC} <VBATT -1.2V, VBATT =2.8V NOTE 2	1 2,3	All		1 5	μA
VBATT Standby Current		VBATT +0.2V≤V _{CC} NOTE 3	1 2,3	All	-0.1 -1.0	0.02 0.02	μA
BATT ON Output Low Voltage		I _{SINK} =3.2mA	1,2,3	All		0.4	V
BATT ON Output Short- Circuit Current		Source Current	1,2,3	All	1.0	100	μA
RESET AND WATCHDOG TIMER							
Reset Threshold Voltage			1,2,3	01 02	4.50 4.25	4.75 4.50	V
Reset Active Timeout Period, Internal Oscillator		Power up	9,10,11	All	140	280	ms
Watchdog Timeout Period Internal Oscillator		Long Period Short Period	9,10,11	All	1.0 70	2.25 140	sec ms
Minimum Watchdog Input Pulse Width		V _{IL} =0.8V, V _{IH} =0.75 x V _{CC}	9,10,11	All	100		ns
RESET Output Voltage		I _{SINK} =50μA, V _{CC} =1V, VBATT =0V, V _{CC} Falling I _{SINK} =3.2mA, V _{CC} =4.25V I _{SOURCE} =1.6mA, V _{CC} =5V	1,2,3	All		0.3 0.4 3.5	V
RESET Output Short- Circuit Current		Output Source Current	1,2,3	All		20	mA
RESET Output Voltage Low		I _{SINK} =3.2mA NOTE 4	1,2,3	All		0.4	V

TABLE 1 ELECTRICAL TESTS

TEST	Symbol	CONDITIONS -55°C ≤ T _A ≤ +125°C VBATT=+2.8V V _{CC} =4.75V to 5.5V for -01, V _{CC} =4.5V to 5.5V for -02, Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
Low Line Output Voltage		I _{SINK} =3.2mA, V _{CC} =4.25V I _{SOURCE} =1μA, V _{CC} =5V	1,2,3	All	3.5	0.4	V
Low Line Output Short-Circuit Current		Output Source Current	1,2,3	All	+1.0	100	μA
WDO Output Voltage		I _{SINK} =3.2mA I _{SOURCE} =500μA, V _{CC} =5V	1,2,3	All	3.5	0.4	V
WDO Output Short-Circuit Current		Output Source current	1,2,3	All		10	mA
WDI Threshold Voltage		V _{IH} NOTE 5 V _{IL}	1,2,3	All	.75xV _{CC}	0.8	V
WDI Input Current		WDI=0V WDI=V _{OUT}	1,2,3	All	-50	50	μA
POWER-FAIL COMPARATOR							
PFI Input Threshold		V _{CC} =5V	1,2,3	All	1.2	1.3	V
PFI Leakage Current			1,2,3	All		±25	nA
PFO Output Voltage		I _{SINK} =3.2mA I _{SOURCE} =1μA, V _{CC} =5V	1,2,3	All	3.5	0.4	V
PFO Output Short-circuit Current		Output Source Current	1,2,3	All	1.0	100	μA
CHIP-ENABLING GATING							
CE IN Leakage Current		Disable Mode	1,2,3	All		±1.0	μA
CE IN to CE OUT Resistance		Enable Mode NOTE 6	1,2,3	All		150	Ohm
CE OUT Short-Circuit Current (Reset Active)		Disable Mode, CE OUT=0V	1,2,3	All	0.1	2.0	mA
CE IN to CE OUT Propagation Delay		50 Ohm source impedance driver, CLOAD=50pF NOTE 7	9,10,11	All		10	ns
CE OUT Output Voltage High (Reset Active)		V _{CC} =5V, I _{OUT} =-100μA V _{CC} =0V, VBATT=2.8V, I _{OUT} =1μA	1,2,3	All	3.5 2.7		V

TABLE 1 ELECTRICAL TESTS

TEST	Symbol	CONDITIONS -55 C ≤ T _A ≤ +125°C VBATT=+2.8V V _{CC} =4.75V to 5.5V for -01, V _{CC} =4.5V to 5.5V for -02, Unless otherwise specified	Group A Subgroup	Device type	Limits Min	Limits Max	Units
INTERNAL OSCILLATOR							
OSC IN Leakage Current		OSC SEL=0V	1,2,3	All		± 5.0	μA
OSC IN Input Pullup Current		OSC SEL=V _{OUT} or floating, OSC IN=0V	1,2,3	All		100	μA
OSC SEL Input Pullup Current		OSC IN=0V	1,2,3	All		100	μA

NOTE 1: Either V_{CC} or VBATT can go to 0V, if the other is greater than 2.0V.

NOTE 2: The supply current drawn by the device from the battery excluding I_{OUT} typically goes to 10μA when (VBATT -1V)<V_{CC}<VBATT. In most applications, this is a brief period as V_{CC} falls through this region.

NOTE 3: “+” = battery-discharging current. “-” = battery-charging current.

NOTE 4: RESET is an open-drain output and sinks current only.

NOTE 5: WDI is internally connected to a voltage divider between V_{OUT} and GND. If unconnected, WDI is driven to 1.6V typical, disabling the watchdog function.

NOTE 6: The chip-enable resistance is tested with V_{CC}=4.75V for MAX691A and V_{CC}=4.5V for MAX693A

$$\overline{V_{CE\ IN}} = \overline{V_{CE\ OUT}} = V_{CC}/2$$

NOTE 7: The chip-enable propagation delay is measured from the 50% point at CE IN to the 50% point at CE out.

	MAX691A	MAX693A
Nominal Reset Threshold	4.65V	4.4V
Minimum Reset Pulse Width	140/adj.	140/adj.
Nominal Watchdog Timeout Period	1.6/adj.	1.6/adj.
Backup-Battery Switch	x	x
CE Write Protect	x	x
Power-Fail Comparator	x	x
Watchdog Output	x	x
Low-Line Output	x	x
Active High Reset	x	x
BATT On Output	x	x

Figure 1. Terminal Connections

CASE OUTLINES	J16	
TERMINAL NUMBER	TERMINAL FUNCTION	TERMINAL SYMBOL
1	Battery-backup Input. Connect to external battery or capacitor and charging circuit. If backup battery is not used, connect to GND.	VBATT
2	Output Supply Voltage. When V_{CC} is greater than VBATT and above the reset threshold, V_{OUT} connects to V_{CC} . When V_{CC} falls below VBATT and is below the reset threshold, V_{OUT} connects to VBATT. Connect a 0.1 μ F capacitor from V_{OUT} to GND. Connect V_{OUT} to V_{CC} if no backup battery is used.	V_{OUT}
3	Input Supply Voltage, 5V input.	V_{CC}
4	Ground. 0V reference for all signals.	GND
5	Battery ON Output. When V_{OUT} switches to VBATT, BATT ON goes high. When V_{OUT} switches to V_{CC} , BATT ON goes low. Connect the base of a PNP through a current-limiting resistor to BATT ON for V_{OUT} current requirements greater than 250mA.	BATT ON
6	LOW LINE output goes low when V_{CC} falls below the reset threshold. It returns high as soon as V_{CC} rises above the reset threshold.	LOW LINE
7	External Oscillator Input. When OSC SEL is unconnected or driven high, a 10 μ A pull-up connects from V_{OUT} to OSC IN, the internal oscillator sets the reset and watchdog timeout periods, and OSC IN selects between fast and slow watchdog timeout periods. When OSC SEL is driven low, the reset and watchdog timeout periods may be set either by a capacitor from OSC IN to ground or by an external clock at OSC IN.	OSC IN
8	Oscillator Select. When OSC SEL is unconnected or driven high, the internal oscillator sets the reset delay and watchdog timeout period. When OSC SEL is low, the external oscillator input (OSC IN) is enabled. OSC SEL has a 10 μ A internal pull-up.	OSC SEL
9	Power-Fail Input. This is the noninverting input to the power-fail comparator. When PFI is less than 1.25V, \overline{PFO} goes low. When PFI is not used, connect PFI to GND or V_{OUT} .	PFI
10	Power-Fail Output. This is the output of the power-fail comparator. \overline{PFO} goes low when PFI is less than 1.25V. This is an uncommitted comparator, and has no effect on any other internal circuitry.	\overline{PFO}
11	Watchdog Input. WDI is a three-level input. If WDI remains either high or low for longer than the watchdog time-out period, \overline{WDO} goes low and reset is asserted for the reset timeout period. \overline{WDO} remains low until the next transition at WDI. Leaving WDI unconnected disables the watchdog function. WDI connects to an internal voltage divider between V_{OUT} and GND, which sets it to mid-supply when left unconnected.	WDI
12	Chip-Enable Output. $\overline{CE OUT}$ goes low only when $\overline{CE IN}$ is low and V_{CC} is above the reset threshold. If $\overline{CE IN}$ is low when reset is asserted, $\overline{CE OUT}$ will stay low for 15 μ s or until $\overline{CE IN}$ goes high, whichever occurs first.	$\overline{CE OUT}$
13	Chip-Enable Input. The input to chip-enable gating circuit. If $\overline{CE IN}$ is not used, connect $\overline{CE IN}$ to GND or V_{OUT} .	$\overline{CE IN}$
14	Watchdog Output. If WDI remains high or low longer than the watchdog timeout period, \overline{WDO} goes low and reset is asserted for the reset timeout period. \overline{WDO} returns high on the next transition at WDI. \overline{WDO} remains high if WDI is unconnected.	\overline{WDO}
15	RESET Output goes low whenever V_{CC} falls below the reset threshold. \overline{RESET} will remain low typically for 200ms after V_{CC} crosses the reset threshold on power up.	\overline{RESET}
16	RESET is an active-high output. It is open drain, and the inverse of \overline{RESET} .	RESET

QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
 1. Test condition A, B, C, D.
 2. TA = +125C, minimum
 3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

TABLE 2. ELECTRICAL TEST REQUIREMENTS

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 9, 10, 11
Group A Test Requirements Method 5005	1, 2, 3, 9, 10, 11
Group C and D End-Point Electrical Parameters Method 5005	1

* PDA applies to Subgroup 1 only.