



# μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay

## General Description

The MAX6746–MAX6753 low-power microprocessor (μP) supervisory circuits monitor single/dual system supply voltages from 1.575V to 5V and provide maximum adjustability for reset and watchdog functions. These devices assert a reset signal whenever the V<sub>CC</sub> supply voltage or RESET IN falls below its reset threshold or when manual reset is pulled low. The reset output remains asserted for the reset timeout period after V<sub>CC</sub> and RESET IN rise above the reset threshold. The reset function features immunity to power-supply transients.

The MAX6746–MAX6753 have factory-trimmed reset threshold voltages in approximately 100mV increments from 1.575V to 5.0V and/or adjustable reset threshold voltages using external resistors.


The reset and watchdog delays are adjustable with external capacitors. The MAX6746–MAX6751 contain a watchdog select input that extends the watchdog timeout period by 128x. The MAX6752/MAX6753 contain a window watchdog timer that looks for activity outside an expected window of operation.

The MAX6746–MAX6753 are available with a push-pull or open-drain active-low RESET output. The MAX6746–MAX6753 are available in an 8-pin SOT23 package and are fully specified over the automotive temperature range (-40°C to +125°C).

## Applications

Medical Equipment	Embedded Controllers
Automotive	Critical μP Monitoring
Intelligent Instruments	Set-Top Boxes
Portable Equipment	Computers
Battery-Powered Computers/Controllers	

## Pin Configurations



## Features

- ◆ Factory-Set Reset Threshold Options from 1.575V to 5V in ~100mV Increments
- ◆ Adjustable Reset Threshold Options
- ◆ Single/Dual Voltage Monitoring
- ◆ Capacitor-Adjustable Reset Timeout
- ◆ Capacitor-Adjustable Watchdog Timeout
- ◆ Min/Max (Windowed) Watchdog Option
- ◆ Manual Reset Input Option
- ◆ Guaranteed  $\overline{\text{RESET}}$  Valid for V<sub>CC</sub> ≥ 1V
- ◆ 2.7μA Supply Current
- ◆ Push-Pull or Open-Drain  $\overline{\text{RESET}}$  Output Options
- ◆ Power-Supply Transient Immunity
- ◆ Small 8-Pin SOT23 Packages

## Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6746KA__-T	-40°C to +125°C	8 SOT23-8
MAX6747KA__-T	-40°C to +125°C	8 SOT23-8
MAX6748KA-T*	-40°C to +125°C	8 SOT23-8
MAX6749KA-T*	-40°C to +125°C	8 SOT23-8
MAX6750KA__-T*	-40°C to +125°C	8 SOT23-8
MAX6751KA__-T*	-40°C to +125°C	8 SOT23-8
MAX6752KA__-T*	-40°C to +125°C	8 SOT23-8
MAX6753KA__-T*	-40°C to +125°C	8 SOT23-8

\*Future product—contact factory for availability.

**Note:** “\_\_” represents the two number suffix needed when ordering the reset threshold voltage value for the MAX6746/MAX6747 and MAX6750–MAX6753. The reset threshold voltages are available in approximately 100mV increments. Table 2 contains the suffix and reset factory-trimmed voltages. All devices are available in tape-and-reel only. There is a 2500-piece minimum order increment for standard versions (see Table 3). Sample stock is typically held on standard versions only. Nonstandard versions require a minimum order increment of 10,000 pieces. Contact factory for availability.

Selector Guide appears at end of data sheet.

Typical Operating Circuit appears at end of data sheet.



# **$\mu$ P Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**

## **ABSOLUTE MAXIMUM RATINGS**

$V_{CC}$  to GND .....-0.3V to +6.0V  
 SRT, SWT, SET0, SET1, RESET IN, WDS,  $\overline{MR}$ ,  
 $\overline{WDI}$ , to GND .....-0.3V to ( $V_{CC}$  + 0.3V)  
 RESET (Push-Pull) to GND .....-0.3V to ( $V_{CC}$  + 0.3V)  
 RESET (Open Drain) to GND .....-0.3V to +6.0V  
 Input Current (All Pins) ..... $\pm 20$ mA  
 Output Current (RESET) ..... $\pm 20$ mA

Continuous Power Dissipation ( $T_A = +70^\circ\text{C}$ )  
 8-Pin SOT23 (derate 8.9mW/ $^\circ\text{C}$  above  $+70^\circ\text{C}$ ) .....714mW  
 Operating Temperature Range ..... $-40^\circ\text{C}$  to  $+125^\circ\text{C}$   
 Storage Temperature Range ..... $-65^\circ\text{C}$  to  $+150^\circ\text{C}$   
 Junction Temperature ..... $+150^\circ\text{C}$   
 Lead Temperature (soldering, 10s) ..... $+300^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

( $V_{CC} = +1.2\text{V}$  to  $+5.5\text{V}$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise specified. Typical values are at  $V_{CC} = +5\text{V}$  and  $T_A = +25^\circ\text{C}$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Supply Voltage	$V_{CC}$	$T_A = 0^\circ\text{C}$ to $+125^\circ\text{C}$		1.0		5.5	V
		$T_A = -40^\circ\text{C}$ to $0^\circ\text{C}$		1.2		5.5	
Supply Current	$I_{CC}$	$V_{CC} \leq 5.5\text{V}$			4.0	7.5	$\mu\text{A}$
		$V_{CC} \leq 3.3\text{V}$			3.2	6.5	
		$V_{CC} \leq 2.0\text{V}$			2.7	6	
$V_{CC}$ Reset Threshold	$V_{TH}$	See $V_{TH}$ selection table	$T_A = 0^\circ\text{C}$ to $+85^\circ\text{C}$	$V_{TH} - 2.5\%$	$V_{TH}$	$V_{TH} + 2.5\%$	V
			$T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$	$V_{TH} - 3\%$		$V_{TH} + 3\%$	
Hysteresis	$V_{HYST}$				0.8		%
$V_{CC}$ to Reset Delay		$V_{CC}$ falling from $V_{TH} + 100\text{mV}$ to $V_{TH} - 100\text{mV}$ at $1\text{mV}/\mu\text{s}$			20		$\mu\text{s}$
Reset Timeout Period	$t_{RP}$	$C_{SRT} = 1500\text{pF}$		5.692	7.590	9.487	ms
		$C_{SRT} = 100\text{pF}$			0.506		
SRT Ramp Current	$I_{RAMP}$	$V_{SRT} = 0$ to $1.23\text{V}$ ; $V_{CC} = 1.6\text{V}$ to $5\text{V}$		200	250	300	nA
SRT Ramp Threshold	$V_{RAMP}$	$V_{CC} = 1.6\text{V}$ to $5\text{V}$ ( $V_{RAMP}$ rising)		1.200	1.265	1.330	V
Normal Watchdog Timeout Period (MAX6746-MAX6751)	$t_{WD}$	$C_{SWT} = 1500\text{pF}$		5.692	7.590	9.487	ms
		$C_{SWT} = 100\text{pF}$			0.506		
Extended Watchdog Timeout (MAX6746-MAX6751)	$t_{WD}$	$C_{SWT} = 1500\text{pF}$		728.6	971.5	1214.4	ms
		$C_{SWT} = 100\text{pF}$			64.77		
Slow Watchdog Period (MAX6752/MAX6753)	$t_{WD2}$	$C_{SWT} = 1500\text{pF}$		728.6	971.5	1214.4	ms
		$C_{SWT} = 100\text{pF}$			64.77		
Fast Watchdog Timeout Period, SET Ratio = 8, (MAX6752/MAX6753)	$t_{WD1}$	$C_{SWT} = 1500\text{pF}$		91.08	121.43	151.80	ms
		$C_{SWT} = 100\text{pF}$			8.09		
Fast Watchdog Timeout Period, SET Ratio = 16, (MAX6752/MAX6753)	$t_{WD1}$	$C_{SWT} = 1500\text{pF}$		45.53	60.71	75.89	ms
		$C_{SWT} = 100\text{pF}$			4.05		

# **μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**

**MAX6746-MAX6753**

## **ELECTRICAL CHARACTERISTICS (continued)**

(V<sub>CC</sub> = +1.2V to +5.5V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise specified. Typical values are at V<sub>CC</sub> = +5V and T<sub>A</sub> = +25°C.) (Note 1)










PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Fast Watchdog Timeout Period, SET Ratio = 64, (MAX6752/MAX6753)	t <sub>WD1</sub>	C <sub>SWT</sub> = 1500pF	11.38	15.18	18.98	ms
		C <sub>SWT</sub> = 100pF		1.01		
Fast Watchdog Minimum Period (MAX6752/MAX6753)			2000			ns
SWT Ramp Current	I <sub>RAMP</sub>	V <sub>SWT</sub> = 0 to 1.23V, V <sub>CC</sub> = 1.6V to 5V	200	250	300	nA
SWT Ramp Threshold	V <sub>RAMP</sub>	V <sub>CC</sub> = 1.6V to 5V (V <sub>RAMP</sub> rising)	1.20	1.265	1.33	V
RESET Output Voltage LOW Open-Drain, Push-Pull (Asserted)	V <sub>OL</sub>	V <sub>CC</sub> ≥ 1.0V, I <sub>SINK</sub> = 50μA			0.3	V
		V <sub>CC</sub> ≥ 2.7V, I <sub>SINK</sub> = 1.2mA			0.3	
		V <sub>CC</sub> ≥ 4.5V, I <sub>SINK</sub> = 3.2mA			0.4	
RESET Output Voltage HIGH, Push-Pull (Not Asserted)	V <sub>OH</sub>	V <sub>CC</sub> ≥ 1.8V, I <sub>SOURCE</sub> = 200μA	0.8 × V <sub>CC</sub>			V
		V <sub>CC</sub> ≥ 2.25V, I <sub>SOURCE</sub> = 500μA	0.8 × V <sub>CC</sub>			
		V <sub>CC</sub> ≥ 4.5V, I <sub>SOURCE</sub> = 800μA	0.8 × V <sub>CC</sub>			
RESET Output Leakage Current, Open Drain	I <sub>LKG</sub>	V <sub>CC</sub> > V <sub>TH</sub> , reset not asserted, V <sub>RESET</sub> = 5.5V			1.0	μA
<b>DIGITAL INPUTS (MR, SET0, SET1, WDI, WDS)</b>						
Input Logic Levels	V <sub>IL</sub>	V <sub>CC</sub> ≥ 4.0V		0.8		V
	V <sub>IH</sub>		2.4			
	V <sub>IL</sub>	V <sub>CC</sub> < 4.0V		0.3 × V <sub>CC</sub>		
	V <sub>IH</sub>		0.7 × V <sub>CC</sub>			
MR Minimum Pulse Width			1			μs
MR Glitch Rejection			100			ns
MR to RESET Delay			200			ns
MR Pullup Resistance		Pullup to V <sub>CC</sub>	12	20	28	kΩ
WDI Minimum Pulse Width			300			ns
<b>RESET IN</b>						
RESET IN Threshold	V <sub>RESET IN</sub>	T <sub>A</sub> = 0°C to +85°C	1.239	1.265	1.290	V
		T <sub>A</sub> = -40°C to +125°C	1.227		1.303	
RESET IN Leakage Current	I <sub>RESET IN</sub>		-50	±1	+50	nA
RESET IN to RESET Delay		RESET IN falling at 1mV/μs		20		μs

**Note 1:** Production testing done at T<sub>A</sub> = +25°C. Over temperature limits are guaranteed by design.

# $\mu$ P Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay

## Typical Operating Characteristics



( $V_{CC} = +5V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



# μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay

## Typical Operating Characteristics (continued)

(V<sub>CC</sub> = +5V, T<sub>A</sub> = +25°C, unless otherwise noted.)



## Pin Description

PIN			NAME	FUNCTION
MAX6746 MAX6747	MAX6748– MAX6751	MAX6752 MAX6753		
1	—	—	$\overline{\text{MR}}$	Manual Reset Input. Pull $\overline{\text{MR}}$ low to manually reset the device. Reset remains asserted for the reset timeout period after $\overline{\text{MR}}$ is released.
—	1	—	RESET IN	Reset Input. High-impedance input to the adjustable reset comparator. Connect RESET IN to the center point of an external resistor-divider to set the threshold of the externally monitored voltage.
—	—	1	SET0	Logic Input. SET0 selects watchdog window ratio or disables the watchdog timer. See Table 1.
2	2	2	SWT	<p>Watchdog Timeout Input.</p> <p>MAX6746–MAX6751: Connect a capacitor between SWT and ground to set the basic watchdog timeout period (<math>t_{WD}</math>). Determine the period by the formula <math>t_{WD} = 5.06 \times 10^6 \times C_{SWT}</math> with <math>t_{WD}</math> in seconds and <math>C_{SWT}</math> in Farads. Extend the basic watchdog timeout period by using the WDS input.</p> <p>MAX6752/MAX6753: Connect a capacitor between SWT and ground to set the slow watchdog timeout period (<math>t_{WD2}</math>). Determine the slow watchdog period by the formula: <math>t_{WD2} = 0.65 \times 10^9 \times C_{SWT}</math> with <math>t_{WD2}</math> in seconds and <math>C_{SWT}</math> in Farads. The fast watchdog timeout period is set by pinstrapping SET0 and SET1. See Table 1.</p>
3	3	3	SRT	Reset Timeout Input. Connect a capacitor from SRT to GND to select the reset timeout period. Determine the period as follows: $t_{RP} = 5.06 \times 10^6 \times C_{SRT}$ with $t_{RP}$ in seconds and $C_{SRT}$ in Farads.
4	4	4	GND	Ground

# **μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**

## **Pin Description (continued)**

PIN			NAME	FUNCTION
MAX6746 MAX6747	MAX6748– MAX6751	MAX6752 MAX6753		
5	5	—	WDS	Watchdog Select Input. WDS selects the watchdog mode. Connect WDS to ground to select normal mode and the watchdog timeout period. Connect WDS to V <sub>CC</sub> to select extended mode, multiplying the basic timeout period by a factor of 128. A change in the state of WDS clears the watchdog timer.
—	—	5	SET1	Logic Input. SET1 selects the watchdog window ratio or disables the watchdog timer. See Table 1.
6	6	6	WDI	<p>Watchdog Input.</p> <p>MAX6746–MAX6751: A falling transition must occur on WDI within the selected watchdog timeout period or a reset pulse occurs. The watchdog timer clears when a transition occurs on WDI or whenever <math>\overline{\text{RESET}}</math> is asserted.</p> <p>MAX6752/MAX6753: WDI falling transitions within periods shorter than <math>t_{WD1}</math> or longer than <math>t_{WD2}</math> force <math>\overline{\text{RESET}}</math> to assert low for the reset timeout period. The watchdog timer begins to count after <math>\overline{\text{RESET}}</math> is deasserted. The watchdog timer clears when a valid transition occurs on WDI or whenever <math>\overline{\text{RESET}}</math> is asserted. See the <i>Watchdog Timer</i> section.</p>
7	7	7	$\overline{\text{RESET}}$	Push/Pull or Open-Drain Reset Output. $\overline{\text{RESET}}$ asserts whenever V <sub>CC</sub> or RESET IN drops below the selected reset threshold voltage (V <sub>TH</sub> or V <sub>RESET IN</sub> , respectively) or manual reset is pulled low. $\overline{\text{RESET}}$ remains low for the reset timeout period after all reset conditions are deasserted, and then goes high. The watchdog timer triggers a reset pulse (t <sub>RP</sub> ) whenever a watchdog fault occurs.
8	8	8	V <sub>CC</sub>	Supply Voltage. V <sub>CC</sub> is the power-supply input and the input for fixed threshold V <sub>CC</sub> monitor.

# μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay




Figure 1. MAX6752/MAX6753 Detailed Watchdog Input Timing Relationship

## Detailed Description

The MAX6746–MAX6753 assert a reset signal whenever the  $V_{CC}$  supply voltage or RESET IN falls below its reset threshold. The reset output remains asserted for the reset timeout period after  $V_{CC}$  and RESET IN rise above its respective reset threshold. A watchdog timer triggers a reset pulse whenever a watchdog fault occurs.

The reset and watchdog delays are adjustable with external capacitors. The MAX6746–MAX6751 contain a watchdog select input that extends the watchdog time-out period to 128x.

The MAX6752 and MAX6753 have a sophisticated watchdog timer that detects when the processor is running outside an expected window of operation. The watchdog signals a fault when the input pulses arrive too early (faster than the selected  $t_{WD1}$  timeout period) or too late (slower than the selected  $t_{WD2}$  timeout period) (see Figure 1).

## Reset Output

The reset output is typically connected to the reset input of a  $\mu P$ . A  $\mu P$ 's reset input starts or restarts the  $\mu P$  in a known state. The MAX6746–MAX6753  $\mu P$  supervisory circuits provide the reset logic to prevent code-execution errors during power-up, power-down, and brownout conditions (see the *Typical Operating Circuit*).  $\overline{RESET}$  changes from high to low whenever the monitored voltage, RESET IN and/or  $V_{CC}$  drop below the reset threshold voltages. Once  $V_{RESET IN}$  and/or  $V_{CC}$  exceeds its respective reset threshold voltage(s),

$\overline{RESET}$  remains low for the reset timeout period, then goes high.

$\overline{RESET}$  is guaranteed to be in the correct logic state for  $V_{CC}$  greater than 1V. For applications requiring valid reset logic when  $V_{CC}$  is less than 1V, see the section *Ensuring a Valid RESET Output Down to  $V_{CC} = 0V$* .

## RESET IN Threshold

The MAX6748–MAX6751 monitor the voltage on RESET IN using an adjustable reset threshold ( $V_{RESET IN}$ ) set with an external resistor voltage-divider (Figure 2). Use the




Figure 2. Calculating the Monitored Threshold Voltage ( $V_{MON\_TH}$ )

## μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay




Figure 3. Adding an External Manual Reset Function to the MAX6748-MAX6751

following formula to calculate the externally monitored voltage ( $V_{MON\_TH}$ ):

$$V_{MON\_TH} = V_{RESET\ IN} \times (R1 + R2) / R2$$

where  $V_{MON\_TH}$  is the desired reset threshold voltage and  $V_{TH}$  is the reset input threshold (1.265V). Resistors R1 and R2 can have very high values to minimize current consumption due to low leakage currents. Set R2 to some conveniently high value (500kΩ, for example) and calculate R1 based on the desired reset threshold voltage, using the following formula:

$$R1 = R2 \times (V_{MON\_TH} / V_{RESET\ IN} - 1) (\Omega)$$

The MAX6748 and MAX6749 do not monitor  $V_{CC}$  supply voltage, therefore,  $V_{CC}$  must be greater than 1.6V to guarantee RESET IN threshold accuracy and timing performance. The MAX6748 and MAX6749 can be configured to monitor  $V_{CC}$  voltage by connecting  $V_{CC}$  to  $V_{MON\_TH}$ .

### Dual-Voltage Monitoring (MAX6750/MAX6751)

The MAX6750 and MAX6751 contain both factory-trimmed threshold voltages and an adjustable reset threshold input, allowing the monitoring of two voltages,  $V_{CC}$  and  $V_{MON\_TH}$  (see Figure 2). RESET is asserted when either of the voltages falls below its respective threshold voltages.

### Manual Reset (MAX6746/MAX6747)

Many μP-based products require manual reset capability, to allow an operator or external logic circuitry to initiate a reset. The manual reset input (MR) can connect directly to a switch without an external pullup resistor or debouncing network.  $\overline{MR}$  is internally pulled up to  $V_{CC}$  and, therefore, can be left unconnected if unused.

$\overline{MR}$  is designed to reject fast, falling transients (typically 100ns pulses) and it must be held low for a minimum of 1μs to assert the reset output. A 0.1μF capacitor from  $\overline{MR}$  to ground provides additional noise immunity. After  $\overline{MR}$  transitions from low to high, reset remains asserted for the duration of the reset timeout period.

A manual reset option can easily be implemented with the MAX6748-MAX6751 by connecting a normally open momentary switch in parallel with R2 (Figure 3). When the switch is closed, the voltage on RESET IN goes to zero, initiating a reset. Similar to the MAX6746/MAX6747 manual reset, reset remains asserted while the voltage at RESET IN is zero and for the reset timeout period after the switch is opened.




Figure 4a. Watchdog Timing Diagram, WDS = GND



# μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay




Figure 4b. Watchdog Timing Diagram, WDS = VCC

## Watchdog Timer

### MAX6746-MAX6751

The watchdog's circuit monitors the μP's activity. If the μP does not toggle the watchdog input (WDI) within t<sub>WD</sub> (user-selected),  $\overline{\text{RESET}}$  asserts for the reset timeout period. The internal watchdog timer is cleared by any event that asserts  $\overline{\text{RESET}}$ , by a falling transition at WDI (which can detect pulses as short as 300ns) or by a transition at WDS. The watchdog timer remains cleared while reset is asserted; as soon as reset is released, the timer starts counting.

The MAX6746-MAX6751 feature two modes of watchdog operation: normal mode and extended mode. In normal mode (Figure 4a), the watchdog timeout period is determined by the value of the capacitor connected between SWT and ground. In extended mode (Figure 4b), the watchdog timeout period is multiplied by 128. For example, in extended mode, a 0.1μF capacitor gives a watchdog timeout period of 65s (see the Extended-Mode Watchdog Timeout Period vs. C<sub>SWT</sub> graph in the *Typical Operating Characteristics*).

### MAX6752/MAX6753

The MAX6752 and MAX6753 have a windowed watchdog timer that asserts  $\overline{\text{RESET}}$  for the adjusted reset timeout period when the watchdog recognizes a fast watchdog fault (t<sub>WD1</sub> < t<sub>WD1</sub>), or a slow watchdog fault (period > t<sub>WD2</sub>). The reset timeout period is adjusted independently of the watchdog timeout period.

The slow watchdog period, t<sub>WD2</sub> is calculated as follows:

$$t_{WD2} = 0.65 \times 10^9 \times C_{SWT}$$

with t<sub>WD2</sub> in seconds and C<sub>SWT</sub> in Farads.

The fast watchdog period, t<sub>WD1</sub>, is selectable as a ratio from the slow watchdog fault period (t<sub>WD2</sub>). Select the fast watchdog period by pinstrapping SET0 and SET1, where HIGH is V<sub>CC</sub> and LOW is GND. Table 1 illus-

Table 1. Min/MAX Watchdog Setting

SET0	SET1	RATIO
LOW	LOW	8
LOW	HIGH	16
HIGH	LOW	Watchdog Disabled
HIGH	HIGH	64

trates the SET0 and SET1 configuration for the 8, 16, and 64 window ratio (t<sub>WD2</sub>/t<sub>WD1</sub>).

For example, if C<sub>SWT</sub> is 1500pF, and SET0 and SET1 are low, then t<sub>WD2</sub> is 975ms (typ) and t<sub>WD1</sub> is 122ms (typ).

$\overline{\text{RESET}}$  asserts if the watchdog input has two falling edges too close to each other (faster than t<sub>WD1</sub>) (Figure 5a) or falling edges that are too far apart (slower than t<sub>WD2</sub>) (Figure 5b). Normal watchdog operation is displayed in (Figure 5c). The internal watchdog timer is cleared when a WDI falling edge is detected within the valid watchdog window or when  $\overline{\text{RESET}}$  is deasserted. All WDI inputs are ignored while  $\overline{\text{RESET}}$  is asserted.

The watchdog timer begins to count after  $\overline{\text{RESET}}$  is deasserted. The watchdog timer clears and begins to count after a valid WDI falling logic input. WDI falling transitions within periods shorter than t<sub>WD1</sub> or longer than t<sub>WD2</sub> force  $\overline{\text{RESET}}$  to assert low for the reset timeout period. WDI falling transitions within the t<sub>WD1</sub> and t<sub>WD2</sub> window do not assert  $\overline{\text{RESET}}$ . WDI transitions between t<sub>WD1</sub>(min) and t<sub>WD1</sub>(max) or t<sub>WD2</sub>(min) and t<sub>WD2</sub>(max) are not guaranteed to assert or deassert the  $\overline{\text{RESET}}$ . To guarantee that the window watchdog does not assert the  $\overline{\text{RESET}}$ , strobe WDI between t<sub>WD1</sub>(max) and t<sub>WD2</sub>(min). The watchdog timer is cleared when  $\overline{\text{RESET}}$  is asserted or after a falling transition on WDI or after a state change on SET0 or SET1. Disable the watchdog timer by connecting SET0 high and SET1 low.

# μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay




Figure 5. MAX6752/MAX6753 Window Watchdog Diagram

## Applications Information

### Selecting Reset/Watchdog Timeout Capacitor

The reset timeout period is adjustable to accommodate a variety of μP applications. Adjust the reset timeout period ( $t_{RP}$ ) by connecting a capacitor ( $C_{SRT}$ ) between SRT and ground. Calculate the reset timeout capacitor as follows:

$$C_{SRT} = t_{RP} / (5.06 \times 10^6),$$

with  $t_{RP}$  in seconds and  $C_{SRT}$  in Farads.

The watchdog timeout period is adjustable to accommodate a variety of μP applications. With this feature, the watchdog timeout can be optimized for software execution. The programmer can determine how often the watchdog timer should be serviced. Adjust the watchdog timeout period ( $t_{WD}$ ) by connecting a specific value capacitor ( $C_{SWT}$ ) between SWT and GND. For




Figure 6. Interfacing to Other Voltage Levels

normal mode operation, calculate the watchdog time-out capacitor as follows:

$$C_{SWT} = t_{WD} / (5.06 \times 10^6),$$

with  $t_{RP}$  in seconds and  $C_{SRT}$  in Farads.

For the MAX6752 and MAX6753 windowed watchdog function, calculate the slow watchdog period,  $t_{WD2}$  as follows:

$$t_{WD2} = 0.65 \times 10^9 \times C_{SWT}$$

$C_{SRT}$  and  $C_{SWT}$  must be a low-leakage ( $<10\text{nA}$ ) type capacitor. Ceramic capacitors are recommended.

### Transient Immunity

In addition to issuing a reset to the μP during power-up, power-down, and brownout conditions, these supervisors are relatively immune to short-duration supply transients (glitches). The Maximum Transient Duration vs. Reset Threshold Overdrive graph in the *Typical Operating Characteristics* shows this relationship.

The area below the curves of the graph is the region in which these devices typically do not generate a reset pulse. This graph was generated using a falling pulse applied to  $V_{CC}$ , starting above the actual reset threshold ( $V_{TH}$ ) and ending below it by the magnitude indicated (reset-threshold overdrive). As the magnitude of the transient increases (farther below the reset threshold), the maximum allowable pulse width decreases. Typically, a  $V_{CC}$  transient that goes 100mV below the reset threshold and lasts 50μs or less does not cause a reset pulse to be issued.

## **$\mu$ P Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**

### **Interfacing to Other Voltages for Logic Compatibility**

The open-drain  $\overline{\text{RESET}}$  output can be used to interface to a  $\mu$ P with other logic levels. As shown in Figure 6, the open-drain output can be connected to voltages from 0 to 6V.

Generally, the pullup resistor connected to the  $\overline{\text{RESET}}$  connects to the supply voltage that is being monitored at the IC's  $V_{CC}$  pin. However, some systems can use the open-drain output to level-shift from the monitored supply to reset circuitry powered by some other supply. Keep in mind that as the supervisor's  $V_{CC}$  decreases towards 1V, so does the IC's ability to sink current at  $\overline{\text{RESET}}$ . Also, with any pullup resistor,  $\overline{\text{RESET}}$  is pulled high as  $V_{CC}$  decays toward zero. The voltage where this occurs depends on the pullup resistor value and the voltage to which it is connected.

### **Ensuring a Valid $\overline{\text{RESET}}$ Down to $V_{CC} = 0\text{V}$ (Push-Pull $\overline{\text{RESET}}$ )**

When  $V_{CC}$  falls below 1V,  $\overline{\text{RESET}}$  current sinking capabilities decline drastically. The high-impedance CMOS-logic inputs connected to  $\overline{\text{RESET}}$  can drift to undetermined voltages. This presents no problems in most applications, since most  $\mu$ Ps and other circuitry do not operate with  $V_{CC}$  below 1V.

In those applications where  $\overline{\text{RESET}}$  must be valid down to 0V, add a pulldown resistor between  $\overline{\text{RESET}}$  and GND for the MAX6746/MAX6748/MAX6750/MAX6752 push/pull outputs. The resistor sinks any stray leakage currents, holding  $\overline{\text{RESET}}$  low (Figure 7). The value of the pulldown resistor is not critical; 100k $\Omega$  is large enough not to load  $\overline{\text{RESET}}$  and small enough to pull  $\overline{\text{RESET}}$  to ground. The external pulldown can not be used with the open-drain reset outputs.




Figure 7. Ensuring  $\overline{\text{RESET}}$  Valid to  $V_{CC} = 0$

# **µP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**

**Table 2. Reset Threshold Voltage Suffix**  
(TA = 0°C to +85°C)

SUFFIX	MIN	TYP	MAX
50	4.875	5.000	5.125
49	4.778	4.900	5.023
48	4.680	4.800	4.920
47	4.583	4.700	4.818
<b>46</b>	<b>4.509</b>	<b>4.625</b>	<b>4.741</b>
45	4.388	4.500	4.613
44	4.266	4.375	4.484
43	4.193	4.300	4.408
42	4.095	4.200	4.305
41	3.998	4.100	4.203
40	3.900	4.000	4.100
39	3.803	3.900	3.998
38	3.705	3.800	3.895
37	3.608	3.700	3.793
36	3.510	3.600	3.690
35	3.413	3.500	3.588
34	3.315	3.400	3.485
33	3.218	3.300	3.383
32	3.120	3.200	3.280
31	2.998	3.075	3.152
30	2.925	3.000	3.075
<b>29</b>	<b>2.852</b>	<b>2.925</b>	<b>2.998</b>
28	2.730	2.800	2.870
27	2.633	2.700	2.768
<b>26</b>	<b>2.559</b>	<b>2.625</b>	<b>2.691</b>
25	2.438	2.500	2.563
24	2.340	2.400	2.460
<b>23</b>	<b>2.255</b>	<b>2.313</b>	<b>2.371</b>
22	2.133	2.188	2.243
21	2.048	2.100	2.153
20	1.950	2.000	2.050
19	1.853	1.900	1.948
18	1.755	1.800	1.845
17	1.623	1.665	1.707
<b>16</b>	<b>1.536</b>	<b>1.575</b>	<b>1.614</b>

**Note:** Standard versions are shown in bold. There is a 2500-piece minimum order increment for standard versions. Sample stock is typically held on standard versions only. Nonstandard versions require a minimum order increment of 10,000 pieces. Contact factory for availability.

**Table 3. Standard Version Table**

PART	TOP MARK
MAX6746KA16	AEDI
MAX6746KA23	AEDJ
MAX6746KA26	AEDK
MAX6746KA29	AALN
MAX6746KA46	AEDL
MAX6747KA16	AALO
MAX6747KA23	AEDM
MAX6747KA26	AEDN
MAX6747KA29	AEDO
MAX6747KA46	AEDP
MAX6748KA	AALP
MAX6749KA	AALQ
MAX6750KA16	AEDQ
MAX6750KA23	AALR
MAX6750KA26	AEDR
MAX6750KA29	AEDS
MAX6750KA46	AEDT
MAX6751KA16	AEDU
MAX6751KA23	AEDV
MAX6751KA26	AEDW
MAX6751KA29	AEDX
MAX6751KA46	AEDY
MAX6752KA16	AEDZ
MAX6752KA23	AE EA
MAX6752KA26	AALT
MAX6752KA29	AEEB
MAX6752KA46	AEEC
MAX6753KA16	AEE D
MAX6753KA23	AE EE
MAX6753KA26	AEEF
MAX6753KA29	AEEG
MAX6753KA46	AE EH


# **$\mu$ P Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**

## **Selector Guide**


PART	FIXED V <sub>CC</sub> RESET THRESHOLD	ADJUSTABLE RESET THRESHOLD	STANDARD WATCHDOG TIMER	MIN/MAX WATCHDOG TIMER	PUSH/ PULL RESET	OPEN-DRAIN RESET	MANUAL RESET INPUT
MAX6746	*	—	*	—	*	—	*
MAX6747	*	—	*	—	—	*	*
MAX6748	—	*	*	—	*	—	—
MAX6749	—	*	*	—	—	*	—
MAX6750	*	*	*	—	*	—	—
MAX6751	*	*	*	—	—	*	—
MAX6752	*	—	—	*	*	—	—
MAX6753	*	—	—	*	—	*	—

**MAX6746-MAX6753**

## **Typical Operating Circuit**



## **Pin Configurations (continued)**





## **Chip Information**

TRANSISTOR COUNT: 1100  
PROCESS: BiCMOS

# **μP Reset Circuits with Capacitor-Adjustable Reset/Watchdog Timeout Delay**


## **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



SYMBOL	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
b	0.28	0.45
C	0.09	0.20
D	2.80	3.00
E	2.60	3.00
E1	1.50	1.75
L	0.10	0.60
e	0.65 ref	
e1	1.95 ref	
α	0°	10°

SOT23, 8LEPS



### NOTE:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. FOOT LENGTH MEASURED REFERENCE TO FLAT FOOT SURFACE PARALLEL TO DATUM "A".
3. PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASH & METAL BURR.
4. PACKAGE OUTLINE INCLUSIVE OF SOLDER PLATING.
5. EIAJ REF. NUMBER SC-74 (6 LEAD VERSION)
6. COPLANARITY 4 MILS. MAX.
7. PIN 1 I.D. DOT IS 0.3 MM Ø MIN. LOCATED ABOVE PIN 1.
8. MEETS JEDEC MO178.

<b>MAXIM</b>		
PROPRIETARY INFORMATION		
TITLE:		
PACKAGE OUTLINE, SOT-23, 8L		
APPROVAL	DOCUMENT CONTROL NO.	REV
	21-0078	C 1/1

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**