



High-Voltage, Low-Current Voltage Monitors in SOT Packages

MAX6457-MAX6460

General Description

The MAX6457-MAX6460 high supply voltage, low-power voltage monitors operate over a 4V to 28V supply voltage range. Each device includes a precision bandgap reference, one or two low-offset voltage comparators, internal threshold hysteresis, power good or reset timeout options, and one or two high-voltage open-drain outputs. Two external resistors (three for window detection) set the trip threshold voltages.

The MAX6457 is a single voltage monitor for undervoltage or overvoltage detection. A logic-based clear input either latches the output for overvoltage applications or allows the device to operate in transparent mode. The MAX6458 includes two comparators (one overvoltage and one undervoltage) for window detection and a single output to indicate if the monitored input is within an adjustable voltage window. The MAX6459 includes dual overvoltage/undervoltage comparators with two independent comparator outputs. Use the MAX6459 as a window comparator with separate undervoltage and overvoltage outputs or as two independent, single voltage monitors. The MAX6460 includes a single comparator and an internal reference, and can also accept an external reference. The inverting and noninverting inputs of the comparator are externally accessible to support positive or negative voltage monitors and to configure the device for active-high or active-low output logic.

The MAX6457/MAX6458 offer fixed timing options as a voltage detector with a 50 μ s typical delay or as a reset circuit with a 90ms minimum reset timeout delay. The monitored input must be above the adjusted trip threshold (or within the adjusted voltage window for the MAX6458) for the selected timeout period before the output changes state. The MAX6459/MAX6460 offer only a fixed 50 μ s timeout period. Internal threshold hysteresis options (0.5%, 5%, and 8.3% for the MAX6457/MAX6458/MAX6459, and 0.5% for the MAX6460) reduce output chatter in noise-sensitive applications. Each device is available in a small SOT23 package and specified over the extended temperature range of -40°C to +125°C.

Applications

- Undervoltage Monitoring/Shutdown
- Overvoltage Monitoring/Protection
- Window Voltage Detection Circuitry
- Multicell Battery-Stack Powered Equipment
- Notebooks, eBooks
- Automotive
- Industrial
- Telecom
- Networking

Features

- ◆ Wide Supply Voltage Range, 4V to 28V
- ◆ Internal 2.25V \pm 2.5% Reference
- ◆ Low Current (3.5 μ A typ at 12V)
- ◆ Open-Drain N-Channel Output (28V Compliant)
- ◆ Internal Threshold Hysteresis Options (0.5%, 5%, 8.3%)
- ◆ Two IN-to-OUT Timeout Period Options (50 μ s, 150ms)
- ◆ Internal Undervoltage Lockout
- ◆ Immune to Short Voltage Transients
- ◆ Small SOT23 Packages
- ◆ Few External Components
- ◆ Fully Specified from -40°C to +125°C


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6457UKD__-T	-40°C to +125°C	5 SOT23-5
MAX6458UKD__-T	-40°C to +125°C	5 SOT23-5
MAX6459UT_-T	-40°C to +125°C	6 SOT23-6
MAX6460UT-T	-40°C to +125°C	6 SOT23-6

Note: The MAX6457/MAX6458/MAX6459 are available with factory-trimmed internal hysteresis options. The MAX6457 and MAX6458 offer two fixed timing options. Select the desired hysteresis and timing options using Table 1 or the Selector Guide at the end of the data sheet, and enter the corresponding letters and numbers in the part number by replacing “__” or “_”. These devices are offered in tape-and-reel only and must be ordered in 2500-piece increments.

Pin Configurations appear at end of data sheet.

Typical Operating Circuit



High-Voltage, Low-Current Voltage Monitors in SOT Packages

ABSOLUTE MAXIMUM RATINGS

V_{CC}, OUT, OUTA, OUTB, $\overline{\text{CLEAR}}$ to GND-0.3V to +30.0V
 IN+, IN- to GND.....-0.3V to (V_{CC} + 0.3V)
 REF to GND.....-0.3V to the lower of +6V and (V_{CC} + 0.3V)
 Input Currents (V_{CC}, IN+, IN-)20mA
 Sink Current (OUT, OUTA, OUTB)20mA
 Continuous Power Dissipation (T_A = +70°C)
 5-Pin SOT23 (derate 7.1 mW/°C above +70°C).....571mW
 6-Pin SOT23 (derate 8.7 mW/°C above +70°C).....696mW

Junction Temperature+150°C
 Operating Temperature Range-40°C to +125°C
 Storage Temperature Range-65°C to +150°C
 Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 4V to 28V, T_A = -40°C to +125°C, unless otherwise specified. Typical values are at T_A = +25°C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Operating Voltage Range	V _{CC}	(Note 2)	4		28	V		
Supply Current	I _{CC}	V _{CC} = 5V, no load		2	5	μA		
		V _{CC} = 12V, no load		3.5	7.5			
		V _{CC} = 24V, no load		6.5	12.5			
Threshold Voltage	V _{TH+}	V _{IN} rising	T _A = -40°C to +85°C, V _{CC} ≥ 4V	1.195	1.228	1.255	V	
			T _A = +85°C to +125°C, V _{CC} ≥ 4V	1.170		1.255		
	V _{TH-}	V _{IN} falling	MAX645_U_D_A	T _A = -40°C to +85°C	1.180			1.255
				T _A = +85°C to +125°C	1.155			1.255
			MAX645_U_D_B	T _A = -40°C to +85°C	1.133			1.194
				T _A = +85°C to +125°C	1.111			1.194
		MAX645_U_D_C	T _A = -40°C to +85°C	1.093		1.151		
			T _A = +85°C to +125°C	1.071		1.151		
Threshold Voltage Hysteresis		MAX64__U_D_A		0.5		%V _{TH+}		
		MAX64__U_D_B		5				
		MAX64__U_D_C		8.3				
IN Operating Voltage Range	V _{IN}	(Note 2)	0		V _{CC}	V		
IN Leakage Current	I _{IN}	V _{IN} = 1.25V, V _{CC} = +28V	-55		+55	nA		
OUT Timeout Period	t _{TP}	MAX645_UKD0_ MAX6459UT_ MAX6460UT		50		μs		
		MAX6457 and MAX6458 only, D3 option	90	150	210	ms		
Startup Time		V _{CC} rising from GND to V _{CC} ≥ 4V in less than 1μs (Note 3)		2		ms		
CLEAR Input Logic Voltage (MAX6457)	V _{IL}				0.4	V		
	V _{IH}		2					

High-Voltage, Low-Current Voltage Monitors in SOT Packages

MAX6457-MAX6460

ELECTRICAL CHARACTERISTICS (continued)

($V_{CC} = 4V$ to $28V$, $T_A = -40^{\circ}C$ to $+125^{\circ}C$, unless otherwise specified. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage Low	V_{OL}	$V_{CC} \geq 1.5V$, $I_{SINK} = 250\mu A$, OUT asserted, $T_A = -40^{\circ}C$ to $+85^{\circ}C$			0.4	V
		$V_{CC} \geq 4.0V$, $I_{SINK} = 1mA$, OUT asserted, $T_A = -40^{\circ}C$ to $+125^{\circ}C$			0.4	
Output Leakage Current	I_{LKG}	$V_{CC} = 5V$, $V_{OUT} = 28V$ (Note 4)			500	nA
Output Short-Circuit Sink	I_{SC}	OUT asserted, $V_{OUT} = V_{CC}$		10		mA
MAX6460						
Reference Short-Circuit Current		REF = GND		7		mA
Reference Output Voltage	V_{REF}	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	2.183	2.25	2.303	V
		$T_A = +85^{\circ}C$ to $+125^{\circ}C$	2.171	2.25	2.303	
Load Regulation		Sourcing: $0 \leq I_{REF} \leq 100\mu A$, sinking: $0 \leq I_{REFL} \leq 300nA$		50		$\mu V/\mu A$
Input Offset Voltage	V_{OFFSET}		-4.5		+4.5	mV
Input Hysteresis				6		mV
Input Bias Current	I_{BIAS}	$V_{IN+} = 1.4V$, $V_{IN-} = 1V$	-25		+25	nA
Input Offset Current	I_{OFFSET}			2		pA
Common-Mode Voltage Range	CMVR		0		1.4	V
Common-Mode Rejection Ratio	CMRR			80		dB
Comparator Power-Supply Rejection Ratio	PSRR	$V_{IN+} = V_{IN-} = 1.4V$		80		dB

Note 1: Devices are production tested at $+25^{\circ}C$. Overtemperature limits are guaranteed by design.

Note 2: IN voltage monitoring requires that $V_{CC} \geq 4V$, but OUT remains asserted in the correct undervoltage lockout state for V_{CC} down to $1.5V$.


Note 3: Startup time is the time required for the internal regulator and reference to reach specified accuracy after the monitor is powered up from GND.

Note 4: The open-drain output can be pulled up to a voltage greater than V_{CC} but cannot exceed $+28V$.

High-Voltage, Low-Current Voltage Monitors in SOT Packages

Typical Operating Characteristics

(GND = 0, R_{PULLUP} = 10kΩ, and T_A = +25°C, unless otherwise noted.)




High-Voltage, Low-Current Voltage Monitors in SOT Packages

Typical Operating Characteristics (continued)


(GND = 0, R_{PULLUP} = 10kΩ, and T_A = +25°C, unless otherwise noted.)

MAX6457-MAX6460


OUTPUT SHORT-CIRCUIT SINK CURRENT vs. TEMPERATURE




TIMEOUT PERIOD vs. TEMPERATURE




OUTPUT FALL TIME vs. SUPPLY VOLTAGE



MAXIMUM TRANSIENT DURATION vs. INPUT OVERDRIVE



INPUT LEAKAGE CURRENT vs. TEMPERATURE



High-Voltage, Low-Current Voltage Monitors in SOT Packages

Pin Description

PIN				NAME	FUNCTION	
MAX6457	MAX6458	MAX6459	MAX6460			
1	1	—	1	OUT	<p>MAX6457: Open-Drain Monitor Output. OUT requires an external pullup resistor. OUT asserts low for V_{CC} between 1.5V and 4V. OUT asserts low when V_{IN+} drops below V_{TH-} and goes high after the timeout period (t_{TP}) when V_{IN+} exceeds V_{TH+}.</p> <p>MAX6458: Open-Drain Monitor Output. OUT requires an external pullup resistor. OUT asserts low for V_{CC} between 1.5V and 4V. OUT asserts low when V_{IN+} drops below V_{TH-} or when V_{IN-} exceeds V_{TH+}. OUT goes high after the timeout period (t_{TP}) when V_{IN+} exceeds V_{TH+} and V_{IN-} drops below V_{TH-}.</p> <p>MAX6460: Open-Drain Monitor Output. OUT requires an external pullup resistor. OUT asserts low for V_{CC} between 1.5V and 4V. OUT asserts low when V_{IN+} drops below V_{IN-}. OUT goes high when V_{IN+} is above V_{IN-}.</p>	
—	—	1	—		OUTA	Open-Drain Monitor A Undervoltage Output. OUTA requires an external pullup resistor. OUTA goes low when V_{IN+} drops below V_{TH-} and goes high when V_{IN+} exceeds V_{TH+} . OUTA also goes low when V_{CC} drops below 4V.
—	—	5	—		OUTB	Open-Drain Monitor B Overvoltage Output. OUTB requires an external pullup resistor. OUTB goes low when V_{IN-} exceeds V_{TH+} and goes high when V_{IN-} drops below V_{TH-} . OUTB also goes low when V_{CC} drops below 4V.
2	2	2	2	GND	Ground	
3	3	3	3	IN+	Adjustable Undervoltage Monitor Threshold Input. Noninverting input for MAX6460.	
—	4	4	4	IN-	Adjustable Overvoltage Monitor Threshold Input. Inverting input for MAX6460.	
4	—	—	—	$\overline{\text{CLEAR}}$	Clear Input. For $V_{IN+} > V_{TH+}$, drive $\overline{\text{CLEAR}}$ high to latch OUT high. Connect $\overline{\text{CLEAR}}$ to GND to make the latch transparent. $\overline{\text{CLEAR}}$ must be low when powering up the device. Connect $\overline{\text{CLEAR}}$ to GND when not used.	
—	—	—	5	REF	Reference. Internal 2.25V reference output. Connect REF to IN+ for active-low output. Connect REF to IN- for active-high output. REF can source up to 100 μ A and sink up to 300nA. Leave REF floating when not used. REF output is stable with capacitive loads from 0 to 50pF or greater than 1 μ F.	
5	5	6	6	VCC	Supply Voltage	

High-Voltage, Low-Current Voltage Monitors in SOT Packages

Functional Diagrams

MAX6457-MAX6460




Figure 1. MAX6457 Functional Diagram




Figure 2. MAX6458 Functional Diagram




Figure 3. MAX6459 Functional Diagram




Figure 4. MAX6460 Functional Diagram

High-Voltage, Low-Current Voltage Monitors in SOT Packages

Detailed Description

Each of the MAX6457-MAX6460 high-voltage (4V to 28V), low-power voltage monitors include a precision bandgap reference, one or two low-offset-voltage comparators, internal threshold hysteresis, internal timeout period, and one or two high-voltage open-drain outputs.

Programming the Trip Voltage (VTRIP)

Two external resistors set the trip voltage, VTRIP (Figure 5). VTRIP is the point at which the applied voltage (typically VCC) toggles OUT. The MAX6457/MAX6458/MAX6459/MAX6460's high input impedance allows large-value resistors without compromising trip-voltage accuracy. To minimize current consumption, select a value for R2 between 10kΩ and 1MΩ, then calculate R1 as follows:

$$R1 = R2 \left(\frac{V_{TRIP}}{V_{TH}} - 1 \right)$$

where VTRIP = desired trip voltage (in volts), VTH = threshold trip voltage (VTH+ for overvoltage detection or VTH- for undervoltage detection).




Figure 5. Programming the Trip Voltage

For the MAX6460, set VTH+ and VTH- externally by connecting IN+ or IN- to REF or an external reference source. For an active-high power-good output, replace VTH with VIN- to calculate resistors for monitoring the voltage into IN+. For an active-low power-good output, replace VTH with VIN+, and monitor the voltage into IN-. See Figure 4.

Hysteresis

Hysteresis adds noise immunity to the voltage monitors and prevents oscillation due to repeated triggering when VIN is near the threshold trip voltage. The hysteresis in a comparator creates two trip points: one for the rising input voltage (VTH+) and one for the falling input voltage (VTH-). These thresholds are shown in Figure 6.




Figure 6. Input and Output Waveforms (Noninverting Input Varied)

The internal hysteresis options of the MAX6457/MAX6458/MAX6459 are designed to eliminate the need for adding an external hysteresis circuit.

Timeout Period

The timeout period (tTP) for the MAX6457 is the time from when the input (IN+) crosses the rising input threshold (VTH+) to when the output goes high (see Figures 6 and 7). For the MAX6458, the monitored voltage must be in the “window” before the timeout starts. The MAX6459 and MAX6460 do not offer the extended timeout option (150ms). The extended timeout period is suitable for overvoltage protection applications requiring transient immunity to avoid false output assertion due to noise spikes.

Latched-Output Operation

The MAX6457 features a digital latch input (CLEAR) to latch any overvoltage event. If the voltage on IN+ (VIN+) is below the internal threshold (VTH-), or if VCC is below 4V, OUT remains low regardless of the state of CLEAR. Drive CLEAR high to latch OUT high when VIN+ exceeds VTH+. When CLEAR is high, OUT does not deassert if VIN+ drops below VTH-. Toggle CLEAR to deassert OUT. Drive CLEAR low to make the latch transparent (Figure 7). CLEAR must be low when powering up the MAX6457. To initiate self-clear at power-up, add a 100kΩ pullup resistor from CLEAR to VCC and a 1μF capacitor from CLEAR to GND to hold CLEAR low. Connect CLEAR to GND when not used. See Figure 9.

High-Voltage, Low-Current Voltage Monitors in SOT Packages

MAX6457-MAX6460




Figure 7. Timing Diagram (MAX6457)

Applications Information

Undervoltage Lockout

Figure 8 shows the typical application circuit for detecting an undervoltage event of a 5-cell Li+ battery stack. Connect OUT of the MAX6457/MAX6458/MAX6460 (OUTA of the MAX6459) to the shutdown input of the DC-DC converter to cut off power to the load in case of an undervoltage event. Select R1 and R2 to set the trip voltage (see the *Programming the Trip Voltage* section). When the voltage of the battery stack decreases so that V_{IN+} drops below V_{TH-} of the MAX6457-MAX6460, then OUT (OUTA) goes low and disables the power supply to the load. When the battery charger restores the voltage of the 5-cell stack so that $V_{IN+} > V_{TH+}$, OUT (OUTA) goes high and the power supply resumes driving the load.

Overvoltage Shutdown

The MAX6457-MAX6460 are ideal for overvoltage shutdown applications. Figure 9 shows a typical circuit for this application using a pass P-channel MOSFET. The MAX6457-MAX6460 are powered directly from the system voltage supply. Select R1 and R2 to set the trip voltage (see the *Programming the Trip Voltage* section). When the supply voltage remains below the selected threshold, a low logic level on OUT (OUTB for MAX6459) turns on the P-channel MOSFET. In the case of an over-




Figure 8. Undervoltage Lockout Typical Application Circuit

voltage event, OUT (OUTB) asserts high, turns off the MOSFET, and shuts down the power to the load.

Figure 10 shows a similar application using a fuse and a silicon-controlled rectifier (SCR). An overvoltage event turns on the SCR and shorts the supply to ground. The surge of current through the short circuit blows the fuse and terminates the current to the load. Select R3 so that the gate of the SCR is properly biased when OUT (OUTB) goes high impedance.

High-Voltage, Low-Current Voltage Monitors in SOT Packages




Figure 9. Overvoltage Shutdown Circuit (with External Pass MOSFET)




Figure 10. Overvoltage Shutdown Circuit (with SCR Fuse)

Window Detection

The MAX6458/MAX6459 include undervoltage and overvoltage comparators for window detection (Figures 2 and 3). The circuit in Figure 11 shows the typical configuration for this application. For the MAX6458, OUT asserts high when VCC is within the selected “window.” When VCC falls below the lower limit of the window (VTRIPLOW) or exceeds the upper limit (VTRIPHIGH), OUT asserts low.

The MAX6459 features two independent open-drain outputs: OUTA (for undervoltage events) and OUTB (for overvoltage events). When VCC is within the selected window, OUTA and OUTB assert high. When VCC falls below VTRIPLOW, OUTA asserts low while OUTB remains high. When VCC exceeds VTRIPHIGH, OUTB asserts low while OUTA remains high. VTRIPLOW and VTRIPHIGH are given by the following equations:

$$V_{TRIPLOW} = V_{TH-} \left(\frac{R_{TOTAL}}{R_2 + R_3} \right)$$

$$V_{TRIPHIGH} = V_{TH+} \left(\frac{R_{TOTAL}}{R_3} \right)$$

where $R_{TOTAL} = R_1 + R_2 + R_3$.

Use the following steps to determine the values for R1, R2, and R3.

- 1) Choose a value for R_{TOTAL} , the sum of R1, R2, and R3. Because the MAX6458/MAX6459 have very high input impedance, R_{TOTAL} can be up to 5MΩ.
- 2) Calculate R3 based on R_{TOTAL} and the desired upper trip point:

$$R_3 = \frac{V_{TH+} \times R_{TOTAL}}{V_{TRIPHIGH}}$$

- 3) Calculate R2 based on R_{TOTAL} , R3, and the desired lower trip point:

$$R_2 = \frac{V_{TH-} \times R_{TOTAL}}{V_{TRIPLOW}} - R_3$$

- 4) Calculate R1 based on R_{TOTAL} , R3, and R2:

$$R_1 = R_{TOTAL} - R_2 - R_3$$




Figure 11. Window Detection

Example Calculations for Window Detection

The following is an example for calculating R1, R2, and R3 of Figure 11 for window detection. Select the upper and lower trip points (VTRIPHIGH and VTRIPLOW).

High-Voltage, Low-Current Voltage Monitors in SOT Packages

$V_{CC} = 21V$

$V_{TRIPHIGH} = 23.1V$

$V_{TRIPLOW} = 18.9V$

For 5% hysteresis, $V_{TH+} = 1.228$ and $V_{TH-} = 1.167$.

- 1) Choose $R_{TOTAL} = 4.2M\Omega = R1 + R2 + R3$
- 2) Calculate $R3$

$$R3 = \frac{V_{TH+} \times R_{TOTAL}}{V_{TRIPHIGH}} = \frac{(1.228V)(4.2M\Omega)}{23.1V}$$

$$= 223.273k\Omega$$

- 3) Calculate $R2$

$$R2 = \frac{V_{TH-} \times R_{TOTAL}}{V_{TRIPLOW}} - R3$$

$$= \frac{(1.167V)(4.2M\Omega)}{18.9V} - 223.273k\Omega$$

$$= 36.06k\Omega$$

- 4) Calculate $R1$

$$R1 = R_{TOTAL} - R2 - R3$$

$$= 4.2M\Omega - 223.273k\Omega - 36.06k\Omega$$

$$= 3.94067M\Omega$$

Monitoring Voltages Other than V_{CC}

The MAX6457-MAX6460 can monitor voltages other than V_{CC} (Figure 12). Calculate V_{TRIP} as shown in the *Programming the Trip Voltage* section. The monitored voltage (V_{MON}) is independent of V_{CC} . V_{IN+} must be within the specified operating range: 0 to V_{CC} .




Figure 12. Monitoring Voltages Other than V_{CC}

Interfacing to Voltages Other than V_{CC}

The open-drain outputs of the MAX6457-MAX6460 allow the output voltage to be selected independent of V_{CC} . For systems requiring an output voltage other than V_{CC} , connect the pullup resistor between OUT, OUTA, or OUTB and any desired voltage up to 28V (see Figure 13).




Figure 13. Interfacing to Voltages Other than V_{CC}

Monitoring Negative Voltages

Figure 14 shows the typical application circuit for monitoring negative voltages (V_{NEG}) using the MAX6460. Select a value for $R1$ between 25k Ω and 1M Ω . Use the following equation to select $R2$:

$$R2 = R1 \times \frac{-V_{NEG}}{V_{REF}}$$

where $V_{REF} = 2.25V$ and $V_{NEG} < 0$. V_{IN+} must always be within the specified operating range: 0 to V_{CC} .




Figure 14. Monitoring Negative Voltages

High-Voltage, Low-Current Voltage Monitors in SOT Packages

Table 1. Factory-Trimmed Internal Hysteresis and Timeout Period Options

PART	SUFFIX	TIMEOUT OPTION	HYSTERESIS OPTION (%)
MAX6457UKD_-T MAX6458UKD_-T	0A	50μs	0.5
	0B	50μs	5
	0C	50μs	8.3
	3A	150ms	0.5
	3B	150ms	5
	3C	150ms	8.3
MAX6459UT_-T	A	50μs	0.5
	B	50μs	5
	C	50μs	8.3
MAX6460UT-T	N/A	50μs	0.5


Selector Guide

PART	PIN COUNT	LATCHED OUTPUT	NUMBER OF OUTPUTS	HYSTERESIS (%V _{TH+})	TIMEOUT PERIOD	TOP MARK	COMPARATORS
MAX6457UKD0A-T	5	✓	1	0.5	50μs	AEAA	1
MAX6457UKD3A-T	5	✓	1	0.5	150ms	AANN	1
MAX6457UKD0B-T	5	✓	1	5	50μs	AANL	1
MAX6457UKD3B-T	5	✓	1	5	150ms	AANO	1
MAX6457UKD0C-T	5	✓	1	8.3	50μs	AANM	1
MAX6457UKD3C-T	5	✓	1	8.3	150ms	ADZZ	1
MAX6458UKD0A-T	5	—	1	0.5	50μs	AANP	2
MAX6458UKD3A-T	5	—	1	0.5	150ms	AANS	2
MAX6458UKD0B-T	5	—	1	5	50μs	AANQ	2
MAX6458UKD3B-T	5	—	1	5	150ms	AEAB	2
MAX6458UKD0C-T	5	—	1	8.3	50μs	AANR	2
MAX6458UKD3C-T	5	—	1	8.3	150ms	AANT	2
MAX6459UTA-T	6	—	2	0.5	50μs	ABML	2
MAX6459UTB-T	6	—	2	5	50μs	ABEJ	2
MAX6459UTC-T	6	—	2	8.3	50μs	ABMM	2
MAX6460UT-T	6	—	1	0.5	50μs	ABEG	1

High-Voltage, Low-Current Voltage Monitors in SOT Packages

Pin Configurations

MAX6457-MAX6460



Chip Information


TRANSISTOR COUNT: 785

PROCESS: BiCMOS

High-Voltage, Low-Current Voltage Monitors in SOT Packages

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



High-Voltage, Low-Current Voltage Monitors in SOT Packages

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

MAX6457-MAX6460

SEE NOTE 5
EXAMPLE
TOP MARK

PIN 1
I.D. DOT
(SEE NOTE 6)

PIN #1

0.20

DATUM A

L

α

C

φ

E

E1

D

b

e

A

A2

A1

SYMBOL	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
b	0.35	0.50
C	0.08	0.20
D	2.80	3.00
E	2.60	3.00
E1	1.50	1.75
L	0.35	0.55
e	0.95 REF	
α	0°	10°

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
- FOOT LENGTH MEASURED AT INTERCEPT POINT BETWEEN DATUM A & LEAD SURFACE.
- PACKAGE OUTLINE EXCLUSIVE OF MOLD FLASH & METAL BURR.
- PACKAGE OUTLINE INCLUSIVE OF SOLDER PLATING.
- PIN 1 IS LOWER LEFT PIN WHEN READING TOP MARK FROM LEFT TO RIGHT. (SEE EXAMPLE TOP MARK)
- PIN 1 I.D. DOT IS 0.3 MM Ø MIN. LOCATED ABOVE PIN 1.
- MEETS JEDEC MO178.

PROPRIETARY INFORMATION

TITLE:
PACKAGE OUTLINE, SOT-23, 6L

APPROVAL	DOCUMENT CONTROL NO. 21-0058	REV E	1/1
----------	---------------------------------	----------	-----

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _____ 15