MAX6369KA Rev. A

**RELIABILITY REPORT** 

FOR

## MAX6369KA

PLASTIC ENCAPSULATED DEVICES

December 7, 2001

## **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

1 ul

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX6369 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. ......Device Description II. ......Manufacturing Information III. ......Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

#### I. Device Description

A. General

The MAX6369 is a pin-selectable watchdog timer that supervise microprocessor ( $\mu$ P) activity and signal when a system is operating improperly. During normal operation, the microprocessor should repeatedly toggle the watchdog input (WDI) before the selected watchdog timeout period elapses to demonstrate that the system is processing code properly. If the  $\mu$ P does not provide a valid watchdog input transition before the timeout period expires, the supervisor asserts a watchdog (WDO) output to signal that the system is not executing the desired instructions within the expected time frame. The watchdog output pulse can be used to reset the  $\mu$ P or interrupt the system to warn of processing errors.

The MAX6369 operates over a +2.5V to +5.5V supply range and is available in miniature 8pin SOT23 packages

#### B. Absolute Maximum Ratings

ltem	Rating
Terminal Voltage (with respect to GND)	
V <sub>CC</sub>	-0.3V to +6V
WDI	-0.3V to +6V
/WDO	-0.3V to +6V
SET0, SET1, SET2	-0.3V to (VCC+0.3v)
VCC Rise or Fall rate	0.05V/uS
Maximum Current (Input/Output)	20mA
Operating Temperature Range	-40°C to +85°C
Storage Temp.	-65°C to +150°C
Lead Temp. (10 sec.)	+300°C
Power Dissipation	
8 Lead SOT-23	700mW
Derates above +70°C	
8 Lead SOT-23	8.75mW/°C

## II. Manufacturing Information

A. Description/Function:	Pin-Selectable Watchdog Timer
B. Process:	S8
C. Number of Device Transistors:	1500
D. Fabrication Location:	Cailfornia, USA
E. Assembly Location:	Malaysia
F. Date of Initial Production:	April, 2000

## III. Packaging Information

A. Package Type:	8 Lead SOT-23
B. Lead Frame:	Alloy 42
C. Lead Finish:	Solder Plate
D. Die Attach:	Non-Conductive Epoxy
E. Bondwire:	Gold (1 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-1601-0102
H. Flammability Rating:	Class UL94-V0
<ol> <li>Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:</li> </ol>	Level 1

## IV. Die Information

A. Dimensions:	55 x 31 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Copper/Si
D. Backside Metallization:	None
E. Minimum Metal Width:	.8 microns (as drawn)
F. Minimum Metal Spacing:	.8 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)
		Bryan Preeshl	(Executive Director of QA)
		Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
   0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{4.04}{192 \times 4389 \times 160 \times 2}$  (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV  $\lambda = 4.99 \times 10^{-9}$   $\lambda = 4.99 \text{ F.I.T.}$  (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5549) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1L**).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

#### C. E.S.D. and Latch-Up Testing

The MS37 die type has been found to have all pins able to withstand a transient pulse of  $\pm 2500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA and/or  $\pm 20$ V.

# Table 1Reliability Evaluation Test Results

## MAX6369KA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)			
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality	480	1
Moisture Testin	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	400	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Str	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the SC-70 package.

Note 2: Generic package/process data.

## Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins


## TABLE II. Pin combination to be tested. 1/2/


- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{\underline{3/}}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND,  $+V_{S}$ ,  $-V_{S}$ ,  $V_{REF}$ , etc).

## 3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.







	BONDABLE	AREA
--	----------	------

PKG.CODE: K8S-3		APPROVALS	DATE	<b>INNXI</b>	11
CAV /PAD SIZE	PKG.	Min	12/01/99	BUILDSHEET NUMBER:	REV :
<u>75x37</u>	DESIGN	Filong shary	12/09/91	05-1601-0102	A

