

# MAXIM

## 300MSPS, 12-BIT DAC WITH COMPLEMENTARY VOLTAGE OUTPUTS

MAX555

### General Description

The MAX555 is an advanced, monolithic, 12-bit digital-to-analog converter (DAC) with complementary 50Ω outputs. Fabricated using an oxide-isolated bipolar process, the MAX555 is designed for signal-reconstruction applications at an output update rate of 300MSPS. It incorporates an analog multiplying function with 10MHz useable input bandwidth. The voltage-output DAC uses precision laser trimming to achieve 12-bit accuracy with  $\pm 1/2$ LSB integral and differential linearity ( $\pm 0.012\%$  FS). Absolute gain error is a low 1% of full scale. Full-scale transitions occur in less than 0.5ns. Internal registers and a unique decoder reduce glitching and allow the MAX555 to achieve precise RF performance with over 73dBc of spurious-free dynamic range at 50MSPS with  $f_{OUT} = 3.1$ MHz, or 62dBc at 300MSPS with  $f_{OUT} = 18.6$ MHz.

The MAX555 operates from a single -5.2V supply and dissipates 980mW (nominal). It comes in a 64-pin TQFP package with exposed paddle for enhanced thermal dissipation.

### Applications

Direct Digital Synthesis  
Arbitrary Waveform Generation  
HDTV/High-Resolution Graphics  
Instrumentation  
Communications Local Oscillators  
Automated Tester Applications

### Features

- ◆ 12-Bit Resolution
- ◆  $\pm 1/2$ LSB Integral and Differential Nonlinearity
- ◆ Capable of 300MSPS (min) Update Rate
- ◆ Complementary 50Ω Outputs
- ◆ Multiplying Reference Input
- ◆ Low Glitch Energy (5.6pVs)
- ◆ Single -5.2V Power Supply
- ◆ On-Chip Data Registers
- ◆ ECL-Compatible Inputs with Differential Clock


### Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX555CCB	0°C to +70°C	64 TQFP-EP*

\*EP = Exposed pad.

Pin Configuration appears at end of data sheet.

### Simplified Block Diagram



# 300MSPS, 12-Bit DAC with Complementary Voltage Outputs

## ABSOLUTE MAXIMUM RATINGS

Analog Supply Voltage (A <sub>V</sub> EE) .....	-7V to +0.3V	Continuous Power Dissipation (T <sub>A</sub> = +70°C) (without additional heatsink) .....	1.3W
Digital Supply Voltage (D <sub>V</sub> EE) .....	-7V to +0.3V	Operating Temperature Range .....	0°C to +70°C
Digital Input Voltage (D0–D11) .....	-5.5V to 0V	Junction Temperature Range (Note 1) .....	0°C to +150°C
Reference Input Voltage (V <sub>IN</sub> ) .....	0V to +1.25V	Storage Temperature Range .....	-65°C to +150°C
Reference Input Current .....	0mA to +1.56mA	Lead Temperature (soldering, 10s) .....	+300°C
Output Compliance Voltage (V <sub>OC</sub> ) .....	-1.25V to +1.0V		
Output Common-Mode Voltage (V <sub>CM</sub> ) .....	-0.25V to +1.0V		

**Note 1:** Typical thermal resistance, junction-to-case R<sub>θJC</sub> = 25°C/W. See *Package Information*.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

(A<sub>V</sub>EE = D<sub>V</sub>EE = -5.2V, V<sub>REF</sub> = 1.000V, T<sub>MIN</sub> to T<sub>MAX</sub> = 0°C to +70°C, unless otherwise noted.) (Note 2.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
<b>DC ACCURACY</b>							
Differential Linearity Error	DLE1	V <sub>REF</sub> = 1.000V, current out, into virtual ground, end-point linearity	$\overline{V_{OUT}}$	-0.012	±0.003	0.012	% FS
	DLE2		V <sub>OUT</sub>	-0.05	±0.01	0.05	
Integral Linearity Error	ILE1	V <sub>REF</sub> = 1.000V, current out, into virtual ground, end-point linearity	$\overline{V_{OUT}}$	-0.012	±0.006	0.012	% FS
	ILE2		V <sub>OUT</sub>	-0.05	±0.01	0.05	
Absolute Gain Error	GE	V <sub>REF</sub> = 1.000V, voltage out, $\overline{V_{OUT}}/MIN$ (Note 3)	-1.0	±0.2	+1.0	% FS	
12-Bit Monotonicity			Guaranteed				
Output Offset Current	I <sub>OS</sub>	D0–D11 = logic 1, V <sub>REF</sub> = 1.000V, measured at $\overline{V_{OUT}}$		40	100	μA	
Output Leakage Current	I <sub>LEAK</sub>	D0–D11 = logic 0, V <sub>REF</sub> = 0V, measured at $\overline{V_{OUT}}$		3	50	μA	
<b>TIME-DOMAIN PERFORMANCE (Note 4)</b>							
Fall Time	t <sub>FALL</sub>	90% to 10%, T <sub>A</sub> = +25°C		410		ps	
Rise Time	t <sub>RISE</sub>	10% to 90%, T <sub>A</sub> = +25°C		570		ps	
Glitch Energy		Major carry, T <sub>A</sub> = +25°C		5.6		pVs	
Settling Time		±0.1% FS		4		ns	
		±0.024% FS, 1LSB change		15			
<b>DYNAMIC PERFORMANCE (Notes 4, 5)</b>							
Spurious-Free Dynamic Range	SFDR	f <sub>OUT</sub> = 5MHz, f <sub>CLK</sub> = 50MHz		72		dBc	
		f <sub>OUT</sub> = 10MHz, f <sub>CLK</sub> = 50MHz		68			
		f <sub>OUT</sub> = 20MHz, f <sub>CLK</sub> = 100MHz		63			
		f <sub>OUT</sub> = 30MHz, f <sub>CLK</sub> = 100MHz		58			
		f <sub>OUT</sub> = 30MHz, f <sub>CLK</sub> = 200MHz		57			
		f <sub>OUT</sub> = 40MHz, f <sub>CLK</sub> = 200MHz		54			
		f <sub>OUT</sub> = 40MHz, f <sub>CLK</sub> = 250MHz		53			
		f <sub>OUT</sub> = 50MHz, f <sub>CLK</sub> = 250MHz		51			
		f <sub>OUT</sub> = 40MHz, f <sub>CLK</sub> = 300MHz		54			
		f <sub>OUT</sub> = 50MHz, f <sub>CLK</sub> = 300MHz		51			
Output Noise		Bits 0–11 high, T <sub>A</sub> = +25°C		10.6		$\frac{nV}{\sqrt{Hz}}$	

# 300Mps, 12-Bit DAC with Complementary Voltage Outputs

MAX555

## ELECTRICAL CHARACTERISTICS (continued)

( $A_{VEE} = D_{VEE} = -5.2V$ ,  $V_{REF} = 1.000V$ ,  $T_{MIN}$  to  $T_{MAX} = 0^{\circ}C$  to  $+70^{\circ}C$ , unless otherwise noted.) (Note 2.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
<b>DIGITAL INPUTS</b>						
Input Current, Logic High	$I_{IH}$	$V_{IH} = -0.75V$		10	200	$\mu A$
Input Current, Logic Low	$I_{IL}$	$V_{IL} = -1.95V$		1	2	$\mu A$
Logic "1" Voltage	$V_{IH}$		-1.1	-0.75	0	V
Logic "0" Voltage	$V_{IL}$		-2.0	-1.95	-1.48	V
<b>DIGITAL TIMING</b>						
Data Update Rate	$f_D$	Minimum data rate = DC (Note 6)	300			MHz
Data-to-Clock Setup Time	$t_{SU}$	Bypass = 0, clocked mode (Notes 4, 7)		1		ns
Data-to-Clock Hold Time	$t_{HOLD}$	Bypass = 0, clocked mode (Notes 4, 7)		0.8		ns
Clock-to-V <sub>OUT</sub> Propagation Delay	$t_{PD3}$	Bypass = 0, clocked mode (Notes 4, 7)		2.8		ns
LSBs Data-to-V <sub>OUT</sub> Propagation Delay	$t_{PD2}$	Bypass = 1, transparent mode (Notes 4, 7)		2		ns
MSBs Data-to-V <sub>OUT</sub> Propagation Delay	$t_{PD1}$	Bypass = 1, transparent mode (Notes 4, 7)		2.9		ns
MSBs Decode Delay	$t_{DD}$	Bypass = 1, transparent mode (Notes 4, 7)		900		ps
<b>CONTROL AMPLIFIER</b>						
Amplifier Input Resistance	$R_{IN}$	$V_{REF} = 1.000V$	775	800	825	$\Omega$
Multiplying Input Bandwidth	BW	-3dB		10		MHz
Open-Loop Gain	$A_{VOL}$	$T_A = +25^{\circ}C$	3	20		kV/V
Input Offset Voltage	$V_{OS}$	$T_A = +25^{\circ}C$	-250	0	+250	$\mu V$
<b>OUTPUT PERFORMANCE</b>						
Full-Scale Output Current	$I_{OUT}$	$V_{REF} = 1.000V$ , $R_L = 0\Omega$	19.0	20.0	21.0	mA
Output Resistance	$R_{OUT}$	$V_{OUT}$ , $\overline{V_{OUT}}$	49.5	50.0	50.5	$\Omega$
Output Capacitance	$C_{OUT}$	$V_{OUT}$ , $\overline{V_{OUT}}$		15		pF
<b>POWER SUPPLIES</b>						
Analog Power-Supply Current	$A_{IEE}$	$A_{VEE} = D_{VEE} = -5.2V$	30	46	60	mA
Digital Power-Supply Current	$D_{IEE}$	$A_{VEE} = D_{VEE} = -5.2V$	110	150	190	mA
Power Dissipation	$P_{DISS}$			0.98	1.3	W
Package Thermal Resistance, Junction to Ambient	$T_{JA}$			25		$^{\circ}C/W$

**Note 2:** All devices are 100% production tested at  $+25^{\circ}C$  and are guaranteed by design for  $T_A = T_{MIN}$  to  $T_{MAX}$  as specified.

**Note 3:** The gain-error method of calculation is shown below:

Definition:

$$GE(\%) = \frac{[V_{MEASURE(FS)} - V_{IDEAL(FS)}] \times 100}{V_{IDEAL(FS)}}$$

where FS indicates full-scale measurements.

GE Method:

$$GE(\%) = \frac{[(4096 / 4095) V_{MEASURE} - 16(V_{REF} / R_{IN}) (R_{OUT})] \times 100}{1}$$

$$= \frac{16(V_{REF} / R_{IN}) (R_{OUT})}{[(4096 / 4095) V_{MEASURE} - 1] \times 100}$$

where:  $V_{REF} = 1.000V$ ,  $R_{IN} = 800\Omega$ ,  $R_{OUT} = 50\Omega$ ,  $V_{MEASURE} = \overline{V_{OUT}}$  (FS).

**Note 4:** Dynamic and timing specifications are obtained from device characterization and simulation testing and are not production tested.

**Note 5:** Spurious-free dynamic range is measured from the fundamental frequency to any harmonic or nonharmonic spurs within the bandwidth  $f_{CLK}/2$ , unless otherwise specified.










**Note 6:** Guaranteed by design.

**Note 7:** Timing definitions are detailed in Figure 2.

# 300MSPS, 12-BIT DAC with Complementary Voltage Outputs

## Typical Operating Characteristics

( $V_{EE} = DV_{EE} = -5.2V$ ,  $V_{REF} = 0.75V$ ,  $T_A = +25^\circ C$ , unless otherwise noted.)



# 300Mps, 12-Bit DAC with Complementary Voltage Outputs

## Pin Description

**MAX555**

PIN	NAME	FUNCTION
1, 14, 16–19, 27, 28, 29, 31–38, 48, 49, 64	AGND	Analog Ground. <b>Note:</b> Exposed pad on the back of the package must be connected to AGND.
2, 6, 54, 60	DGND	Digital Ground
3	D8	Data Bit 8 (ECL Input)
4	D9	Data Bit 9 (ECL Input)
5	D10	Data Bit 10 (ECL Input)
7, 53	DVEE	-5.2V Digital Power Supply
8	D11	Data Bit 11 (ECL Input)—MSB
9, 10, 11, 13, 39, 46, 58	N.C.	No Connection
12	LBIAS	Ladder-Bias Alternate Compensation Output. Connect bypass capacitor to AVEE.
15	ALTCOMPC	Control-Amplifier PTAT Reference Compensation Input. Connect bypass capacitor to AVEE.
20	ROFFSET	Offset Compensation Input
21, 22	REF	Analog Reference Voltage Inputs (Kelvin Connection)
23	REF/2	Analog Reference Voltage Center-Tap Input
24, 25	AVEE	-5.2V Analog Power Supply
26	LOOPCRNT	Test Node. Must connect to AGND.
30	ALTCOMPIB	PTAT-IB Reference Compensation Output. Connects bypass capacitor to AVEE.
40, 41	$\overline{\text{VOUT}}$	Complementary DAC Output
42, 43	LGND	Ladder Ground
44, 45	VOUT	DAC Output
47	D0	Data Bit 0 (ECL Input)—LSB
50	D1	Data Bit 1 (ECL Input)
51	D2	Data Bit 2 (ECL Input)
52	D3	Data Bit 3 (ECL Input)
55	$\overline{\text{CLK}}$	Complementary Clock Input (ECL Input)
56	CLK	Clock Input (ECL Input)
57	BYPASS	Disables Latching of Data when High (ECL Input)
59	D4	Data Bit 4 (ECL Input)
61	D5	Data Bit 5 (ECL Input)
62	D6	Data Bit 6 (ECL Input)
63	D7	Data Bit 7 (ECL Input)

### Detailed Description

Figure 1's functional diagram shows the MAX555's three major divisions: a digital section, a control-amplifier section, and a resistor-divider network. The digital section consists of a master/slave register, decoding logic, and current switches. The control-amplifier section includes a control amplifier and an array of 23 current sources divid-

ed into three groups. The resistor divider scales the currents from these groups to achieve the correct binary weighting at the output. The output of the resistor-divider network is laser trimmed to 50Ω, a key feature for driving into controlled impedance transmission lines.

The first group of current sources comprises the six MSBs, D11–D6 (resulting in 15 identical, plus two binary

# 300Mps, 12-Bit DAC with Complementary Voltage Outputs




Figure 1. Functional Diagram

weighted currents), which are applied directly to the output of the resistor-divider network. The second group, bits D5–D3 (three binary weighted currents), is applied to the middle of the divider network. The middle of the network divides the current seen at the output by 8. The third group, bits D2–D0 (three additional binary weighted current sources), is applied to the input of the resistive network, dividing the current seen at the output by 64.

Glitching is reduced by decoding the four MSBs into 15 identical current sources and synchronizing data with a master/slave register at every current switch. Data bits are transferred to the output on the positive-going edge of the clock, with the BYPASS input asserted low. In the asynchronous mode with the BYPASS input asserted high, the latches are transparent and data is trans-

ferred to the output regardless of the clock state. All digital inputs are ECL compatible. The clock input is differential.

The control amplifier forces a reference current, which is replicated in the current sources. This reference current is nominally 1.25mA. It can be supplied by an external current source, or by an external voltage source of 1.000V applied to the REF input.

A reference input of  $V_{REF} = 1.000V$  will produce a full-scale output voltage of  $V_{FS} = -1.000V$ , where:

$$V_{FS} = 4096 / 4095 \times \overline{V_{OUT}} \text{ (code 0)}$$

for the  $\overline{V_{OUT}}$  output. The output coding is summarized in Table 1.

# 300Mps, 12-Bit DAC with Complementary Voltage Outputs

**Table 1. Output Coding**

DIGITAL CODE (D11–D0)	$\overline{VOUT}$ (V)	VOUT (V)
000000000000	-0.999756	0
000000000001	-0.999512	-0.000244
011111111111	-0.500000	-0.499756
100000000000	-0.499756	-0.500000
111111111111	0	-0.999756

The DAC's control amplifier has a typical open-loop voltage gain of 85dB, and its gain-magnitude bandwidth is flat up to 10MHz. When the control amplifier is not being used for high-speed multiplying applications, it is recommended that a 0.4µF capacitor be connected from LBIAS to AVEE to increase control-amplifier stability and reduce current-source noise.

### Timing Information

The MAX555 features a differential ECL clock input with selective transparent operation (BYPASS = 1). It is possible to drive the MAX555 clock single-ended if desired by tying the  $\overline{CLK}$  input to an external voltage of -1.3V (ECL  $V_{BB}$ ). However, using a differential clock provides greater noise immunity and improved dynamic performance.

In clocked mode (BYPASS = 0), when the clock line is low, the slave register is locked out and information on the digital inputs is permitted to enter the master register. The clock transition from low to high locks the master register in its present state and ignores further changes on the digital inputs. This transition simultane-

ously transfers the contents of the master register to the slave register, causing the DAC output to change.

Figure 2's timing diagram illustrates the importance of operating the MAX555 in clocked mode. In transparent mode (BYPASS = 1), both the master and slave registers are transparent, and changes in input data ripple directly to the output. Because the four MSBs are decoded into 15 identical currents, there is a decode delay for these bits that is longer than for the eight LSBs. For the full-scale transition case shown, an intermediate output of 1/16 full-scale occurs until the four MSBs are properly decoded. This decode delay seriously degrades the device's spurious performance. In addition, skew in the timing of the input data also directly appears at the DAC output, further degrading high-speed performance.

MAX555 operation in the clocked mode (BYPASS = 0) with a differential clock precludes both of these potential problems and is required for high-speed operation. Since input data can only enter the master register when the clock is low (while the slave register is locked out), data-bus timing skew and the internal MSB decode delay will not appear at the DAC output. The DAC currents are switched only when the clock transitions from low to high, after the internal data stabilizes.

### Layout and Power Supplies

The MAX555 has separate pins for analog and digital supplies. AVEE and DVEE are connected to each other through the substrate of the IC. These potentials should be derived from the same supply to minimize voltage mismatch, which can cause substrate current flow and




Figure 2. Timing Diagram

# 300MSPS, 12-Bit DAC with Complementary Voltage Outputs

possible latchup. Appropriate decoupling is needed to prevent digital-section current spikes from affecting the analog section (Figure 4).

It is recommended that a multilayer PC board be used, containing a solid ground and power planes. All analog and digital ground pins must be connected directly to the analog ground plane at the MAX555, preferably with a “star connection” at the LGND pins (15 and 16).

High-speed ECL inputs, as well as the output from the MAX555, should employ good transmission-line techniques, with terminations close to the device pins. Separate power-supply buses for analog and digital power supplies are recommended as good general practice. Best results will be achieved by bypassing the device pins with high-quality ceramic chip capacitors connected physically close to the pins.

## Applications Information

### Reference Input

The MAX555 uses an internal op-amp circuit to buffer the reference current. The input to the op amp may be driven with an external current source of 1.25mA or a 1V external voltage reference. The reference input is the REF pin. The input impedance to the op amp is 800Ω. As shown in Figure 1, REF/2 is brought out externally with 400Ω of impedance to the op amp. These reference inputs can be used to vary the full-scale output for high-speed multiplying applications. ROFFSET must be connected to analog ground. In addition, a 0.1μF capacitor should be connected from REF/2 to analog ground to reduce reference current noise.

### Outputs

The analog outputs are laser trimmed to 50Ω. They can be used either as a voltage drive with 50Ω impedance, or to drive into a virtual null using a transimpedance amplifier. Greater speed is achieved driving into 50Ω loads. The differential outputs of the MAX555 may be used to drive a balun for conversion to a single-ended output, while at the same time greatly reducing the second-harmonic content of the output.

### Dynamic Performance

The *Typical Operating Characteristics* graphs show the MAX555's performance when used in direct digital synthesis (DDS) applications for generating RF sine waves. The first six graphs show the MAX555's spurious-free dynamic range (SFDR) for clock frequencies of 50MHz to 300MHz at various output frequencies. The seventh graph displays the SFDR for clock frequencies from 50MHz to 350MHz while producing an output frequency of about 1/16 the clock frequency.

The last two graphs show the MAX555's third and second harmonic distortion while producing an output frequency of about 1/5  $f_{CLK}$  for clock frequencies from 100MHz to 300MHz as a function of the reference voltage. The third harmonic content of the output can be reduced at clock frequencies below about 200MHz by reducing the reference voltage from its 1.000V nominal value. At clock frequencies above about 200MHz, the output's third harmonic content is dominated by coupling from the high-speed digital inputs to the output. Reducing the reference voltage at these high clock rates increases the third harmonic distortion in the output, since the carrier amplitude drops but the third harmonic level remains relatively constant.

The second harmonic distortion of the outputs is shown as a function of clock frequency and reference voltage. It is relatively constant for clock frequencies below about 200MHz at different  $V_{REF}$  values. As with the third harmonic distortion, however, the second harmonic distortion also increases at clock frequencies over 200MHz for lower  $V_{REF}$  values. Reducing the swing of the input logic levels and/or decreasing the rise time of the digital signals can improve the output's harmonic content. Some experimentation may be required to optimize the MAX555's performance for a particular application.

Figure 3 shows the spectrum analyzer plots of the MAX555 when used in DDS applications. These plots show the MAX555's output spectrum at clock frequencies from 50MHz to 300MHz while producing various output frequencies. Observing the output spectrum while adjusting the reference voltage or varying the logic levels is a sensitive method of optimizing MAX555 performance. The plots shown were obtained with a 0.75V reference voltage level and 500mV ECL logic swings.

### Typical Application

Figure 4 shows a typical connection. With  $V_{OUT}$  used to drive a 50Ω line, the unused complementary output,  $\overline{V_{OUT}}$ , should also be terminated to 50Ω. A 1V reference voltage at REF gives a -0.5V full-scale voltage at  $\overline{V_{OUT}}$  (when doubly terminated with 50Ω on the output). Because some loads may represent a complex impedance, be sure to match the output impedance with the load. Mismatching the impedances can cause reflections that will affect AC-performance parameters.

In all applications, the LOOPCRNT pin is always connected to AGND, and compensation capacitors are connected to pins ALTCOMPC, ALTCOMPIB, and LBIAS. The LBIAS compensation is recommended for non-multiplying applications.

# 300Mps, 12-Bit DAC with Complementary Voltage Outputs

MAX555




Figure 3. Spectrum Analyzer Plots

# 300Mps, 12-Bit DAC with Complementary Voltage Outputs





Figure 4. Typical Application

# 300MSPs, 12-Bit DAC with Complementary Voltage Outputs

## Pin Configuration


**MAX555**



# 250MSPS, 12-BIT DAC with Complementary Voltage Outputs

## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to [www.maxim-ic.com/packages](http://www.maxim-ic.com/packages).)



<b>MAXIM</b>		
PROPERTY INFORMATION		
THIS PACKAGE OUTLINE,		
64L 10x10x1.0 MM TOFF WITH EP OPTION		
APPROVAL	DOCUMENT CONTROL NO.	REV
	21-0084	B 1/2

**NOTES:**

1. ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI Y14.5-1982.
2. DATUM PLANE [A-A] IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE.
3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON D1 AND E1 DIMENSIONS.
4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS.
5. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE b DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. CONTROLLING DIMENSION: MILLIMETER.
7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATION AJ.
8. LEADS SHALL BE COPLANAR WITHIN 0.04 INCH.
9. EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 2 MILS (0.05 MM).
10. DIMENSIONS X & Y APPLY TO EXPOSED PAD (EP) VERSIONS ONLY. SEE INDIVIDUAL PRODUCT DATASHEET TO DETERMINE IF A PRODUCT USES EXPOSED PAD PACKAGE.

SYMBOL	JEDEC VARIATION	
	ALL DIMENSIONS IN MILLIMETERS	
	AJ	
	MIN.	MAX.
A	~	1.20
A1	0.05	0.15
A2	0.95	1.05
D	12.00 BSC.	
D1	10.00 BSC.	
E	12.00 BSC.	
E1	10.00 BSC.	
L	0.45	0.75
N	64	
p	0.50 BSC.	
b	0.17	0.27
bl	0.17	0.23
X	4.7	5.30
Y	4.70	5.30

\* EXPOSED PAD (Note 10)

<b>MAXIM</b>		
PROPERTY INFORMATION		
THIS PACKAGE OUTLINE,		
64L 10x10x1.0 MM TOFF WITH EP OPTION		
APPROVAL	DOCUMENT CONTROL NO.	REV
	21-0084	B 2/2

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600**