

General Description

The +5V MAX5250 combines four low-power, voltageoutput, 10-bit digital-to-analog converters (DACs) and four precision output amplifiers in a space-saving, 20pin package. In addition to the four voltage outputs, each amplifier's negative input is also available to the user. This facilitates specific gain configurations, remote sensing, and high output drive capacity, making the MAX5250 ideal for industrial-process-control applications. Other features include software shutdown, hardware shutdown lockout, an active-low reset that clears all registers and DACs to zero, a user-programmable logic output, and a serial-data output.

Each DAC has a double-buffered input organized as an input register followed by a DAC register. A 16-bit serial word loads data into each input/DAC register. The 3-wire serial interface is compatible with SPI™/QSPI™ and Microwire™. It allows the input and DAC registers to be updated independently or simultaneously with a single software command. All logic inputs are TTL/CMOSlogic compatible.

Applications

Digital Offset and Gain Adjustment Microprocessor-Controlled Systems **Industrial Process Controls Automatic Test Equipment** Remote Industrial Controls Motion Control

Features

- **♦ Four 10-Bit DACs with Configurable Output Amplifiers**
- → +5V Single-Supply Operation
- ♦ Low Supply Current: 0.85mA Normal Operation 10µA Shutdown Mode
- ♦ Available in 20-Pin SSOP and DIP Packages
- ♦ Power-On Reset Clears all Registers and **DACs to Zero**
- **♦** SPI/QSPI and Microwire Compatible
- Simultaneous or Independent Control of DACs via 3-Wire Serial Interface
- **♦ User-Programmable Digital Output**
- **♦** Schmitt-Trigger Inputs for Direct Optocoupler Interface
- ↑ 12-Bit Upgrade Available: MAX525


Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5250ACPP	0°C to +70°C	20 Plastic DIP	±1/2
MAX5250BCPP	0°C to +70°C	20 Plastic DIP	±1
MAX5250ACAP	0°C to +70°C	20 SSOP	±1/2
MAX5250BCAP	0°C to +70°C	20 SSOP	±1

Ordering Information continued on last page.

Pin Configuration appears at end of data sheet.

Functional Diagram



SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.

ABSOLUTE MAXIMUM RATINGS

V _{DD} to AGND	0.3V to +6V
V _{DD} to DGND	0.3V to +6V
AGND to DGND	±0.3V
REFAB, REFCD to AGND	0.3V to (V _{DD} + 0.3V)
OUT_, FB_ to AGND	0.3V to $(V_{DD} + 0.3V)$
Digital Inputs to DGND	0.3V to +6V
DOUT, UPO to DGND	0.3V to (V _{DD} + 0.3V)
Continuous Current into Any Pin	±20mA

Continuous Power Dissipation ($I_A = +70^{\circ}$ C	5)
Plastic DIP (derate 8.00mW/°C above +70	°C)640mW
SSOP (derate 8.00mW/°C above +70°C).	640mW
CERDIP (derate 11.11mW/°C above +70°	C)889mW
Operating Temperature Ranges	
MAX5250_C_P	0°C to +70°C
MAX5250_E_P	40°C to +85°C
MAX5250BMJP	55°C to +125°C
Storage Temperature Range	
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{DD} = +5V \pm 10\%, AGND = DGND = 0V, REFAB = REFCD = 2.5V, R_{L} = 5k\Omega, C_{L} = 100pF, T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_{A} = +25^{\circ}C$. Output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE—ANA	ALOG SECT	TION				
Resolution	N		10			Bits
Integral Nonlinearity	INL	MAX5250A		±0.25	±0.5	LCD
(Note 1)	IIVL	MAX5250B			±1.0	LSB LSB mV
Differential Nonlinearity	DNL	Guaranteed monotonic			±1.0	LSB
Offset Error	Vos				±6.0	mV
Offset-Error Tempco				6		ppm/°C
Gain Error (Note 1)	GE				±1.0	LSB
Gain-Error Tempco				1		ppm/°C
Power-Supply Rejection Ratio	PSRR	$4.5V \le V_{DD} \le 5.5V$		100	800	μ۷/۷
REFERENCE INPUT	•					
Reference Input Range	V _{REF}		0		V _{DD} - 1.4	V
Reference Input Resistance	R _{REF}	Code dependent, minimum at code 554 hex	10			kΩ
MULTIPLYING-MODE PERFOR	MANCE					
Reference -3dB Bandwidth		$V_{REF} = 0.67Vp-p$		650		kHz
Reference Feedthrough		Input code = all 0s, V _{REF} = 3.6Vp-p at 1kHz		-84		dB
Signal-to-Noise Plus Distortion Ratio	SINAD	V _{REF} = 1Vp-p at 25kHz, code = full scale		72		dB

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=+5V\pm10\%,\ AGND=DGND=0V,\ REFAB=REFCD=2.5V,\ R_L=5k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_A=+25^{\circ}C.$ Output buffer connected in unity-gain configuration (Figure 9).)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS			'			
Input High Voltage	VIH		2.4			V
Input Low Voltage	VIL				0.8	V
Input Leakage Current	liN	VIN = 0V or VDD		0.01	±1.0	μΑ
Input Capacitance	CIN			8		pF
DIGITAL OUTPUTS						
Output High Voltage	Voh	ISOURCE = 2mA	V _{DD} - 0.5			V
Output Low Voltage	Vol	I _{SINK} = 2mA		0.13	0.4	V
DYNAMIC PERFORMANCE	•					
Voltage Output Slew Rate	SR			0.6		V/µs
Output Settling Time		To $\pm 1/2$ LSB, $V_{STEP} = 2.5V$		10		μs
Output Voltage Swing		Rail-to-rail (Note 2)	(to V _{DD}		V
Current into FB_				0	0.1	μΑ
OUT_ Leakage Current in Shutdown		R _L = ∞		0.01	±1	μΑ
Start-Up Time Exiting Shutdown Mode				15		μs
Digital Feedthrough		CS = V _{DD} , DIN = 100kHz		5		nV-s
Digital Crosstalk				5		nV-s
POWER SUPPLIES	1		1			
Supply Voltage	V _{DD}		4.5		5.5	V
Supply Current	I _{DD}	(Note 3)		0.85	0.98	mA
Supply Current in Shutdown		(Note 3)		10	20	μΑ
Reference Current in Shutdown				0.01	±1	μΑ

Note 1: Guaranteed from code 3 to code 1023 in unity-gain configuration.

Note 2: Accuracy is better than 1LSB for VouT = 6mV to VDD - 60mV, guaranteed by a power-supply rejection test at the end points.

Note 3: $R_L = \infty$, digital inputs at DGND or V_{DD} .


ELECTRICAL CHARACTERISTICS (continued)


 $(V_{DD}=+5V\pm10\%,\ AGND=DGND=0V,\ REFAB=REFCD=2.5V,\ R_L=5k\Omega,\ C_L=100pF,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$ Typical values are at $T_A=+25^{\circ}C.$ Output buffer connected in unity-gain configuration (Figure 9).)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS (Fi	gure 6)		'			
SCLK Clock Period	tcp		100			ns
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	t _{CL}		40			ns
S Fall to SCLK Rise Setup Time	tcss		40			ns
SCLK Raise to CS Rise Hold Time	tcsh		0			ns
DIN Setup Time	t _{DS}		40			ns
DIN Hold Time	tDH		0			ns
SCLK Rise to DOUT Valid Propagation Delay	t _{D01}	C _{LOAD} = 200pF			80	ns
SCLK Fall to DOUT Valid Propagation Delay	t _{D02}	C _{LOAD} = 200pF			80	ns
SCLK Rise to CS Fall Delay	t _{CS0}		40			ns
CS Rise to SCLK Rise Hold Time	t _{CS1}		40			ns
CS Pulse Width High	tcsw		100			ns

_Typical Operating Characteristics

 $(V_{DD} = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$











_Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$












Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, V_{REF} = 2.5V, R_L = 5k\Omega, C_L = 100pF, T_A = +25^{\circ}C, unless otherwise noted.)$

MAJOR-CARRY TRANSITION



10µs/div


DIGITAL FEEDTHROUGH (SCLK = 100kHz)



2μs/div

 $\overline{\text{CS}} = \overline{\text{PDL}} = \overline{\text{CL}} = 5\text{V}$, DIN = 0V DAC A CODE SET TO 800 hex


ANALOG CROSSTALK



10µs/div

DAC A CODE SWITCHING FROM 00C hex TO FFC hex DAC B CODE SET TO 800 hex

DYNAMIC RESPONSE



10µs/div

SWITCHING FROM CODE 000 hex TO FB4 hex OUTPUT AMPLIFIER GAIN = +2

_Pin Description

PIN	NAME	FUNCTION
1	AGND	Analog Ground
2	FBA	DAC A Output Amplifier Feedback
3	OUTA	DAC A Output Voltage
4	OUTB	DAC B Output Voltage
5	FBB	DAC B Output Amplifier Feedback
6	REFAB	Reference Voltage Input for DAC A and DAC B
7	CL	Clear All DACs and Registers. Resets all outputs (OUT_, UPO, DOUT) to 0, active low.
8	CS	Chip-Select Input. Active low.
9	DIN	Serial-Data Input
10	SCLK	Serial-Clock Input
11	DGND	Digital Ground
12	DOUT	Serial-Data Output
13	UPO	User-Programmable Logic Output
14	PDL	Power-Down Lockout. Active low. Locks out software shutdown if low.
15	REFCD	Reference Voltage Input for DAC C and DAC D
16	FBC	DAC C Output Amplifier Feedback
17	OUTC	DAC C Output Voltage
18	OUTD	DAC D Output Voltage
19	FBD	DAC D Output Amplifier Feedback
20	V _{DD}	Positive Power Supply




Figure 1. Simplified DAC Circuit Diagram

Detailed Description

The MAX5250 contains four 10-bit, voltage-output digital-to-analog converters (DACs) that are easily addressed using a simple 3-wire serial interface. It includes a 16-bit data-in/data-out shift register, and each DAC has a doubled-buffered input composed of an input register and a DAC register (see *Functional Diagram*). In addition to the four voltage outputs, each amplifier's negative input is available to the user.

The DACs are inverted R-2R ladder networks that convert a digital input (10 data bits plus 2 sub-bits) into equivalent analog output voltages in proportion to the applied reference voltage inputs. DACs A and B share the REFAB reference input, while DACs C and D share the REFCD reference input. The two reference inputs allow different full-scale output voltage ranges for each pair of DACs. Figure 1 shows a simplified circuit diagram of one of the four DACs.

Reference Inputs

The two reference inputs accept positive DC and AC signals. The voltage at each reference input sets the full-scale output voltage for its two corresponding DACs. The reference input voltage range is 0V to (VDD - 1.4V). The output voltages (VOUT_) are represented by a digitally programmable voltage source as:

$$VOUT_ = (VREF \times NB / 1024) \times Gain$$

where NB is the numeric value of the DAC's binary input code (0 to 1023), V_{REF} is the reference voltage, and Gain is the externally set voltage gain.

The impedance at each reference input is code dependent, ranging from a low value of $10k\Omega$ when both DACs connected to the reference have an input code of 554 hex, to a high value exceeding several giga ohms (leakage currents) with an input code of 000 hex. Because the input impedance at the reference pins is code dependent, load regulation of the reference source is important.

The REFAB and REFCD reference inputs have a $10k\Omega$ guaranteed minimum input impedance. When the two reference inputs are driven from the same source, the effective minimum impedance is $5k\Omega$. A voltage reference with a load regulation of 6ppm/mA, such as the MAX873, would typically deviate by 0.006LSB (0.015LSB worst case) when driving both MAX5250 reference inputs simultaneously at 2.5V. Driving the REFAB and REFCD pins separately improves reference accuracy.

In shutdown mode, the MAX5250's REFAB and REFCD inputs enter a high-impedance state with a typical input leakage current of $0.01\mu A$.

The reference input capacitance is also code dependent and typically ranges from 20pF with an input code of all 0s to 100pF at full scale.

Output Amplifiers

All MAX5250 DAC outputs are internally buffered by precision amplifiers with a typical slew rate of 0.6V/µs. Access to each output amplifier's inverting input provides the user greater flexibility in output gain setting/signal conditioning (see the *Applications Information* section).

With a full-scale transition at the MAX5250 output, the typical settling time to $\pm 1/2 LSB$ is 10µs when loaded with 5k Ω in parallel with 100pF (loads less than 2k Ω degrade performance).

The MAX5250 output amplifier's output dynamic responses and settling performances are shown in the *Typical Operating Characteristics*.

Power-Down Mode

The MAX5250 features a software-programmable shutdown that reduces supply current to a typical value of $10\mu A$. The power-down lockout pin (PDL) must be high to enable shutdown mode. Writing 1100XXXXXXXXXXXXX as the input-control word puts the MAX5250 in power-down mode (Table 1).

In power-down mode, the MAX5250 output amplifiers and the reference inputs enter a high-impedance state. The serial interface remains active. Data in the input registers is retained in power-down, allowing the MAX5250 to recall the output states prior to entering shutdown. Start up from power-down either by recalling the previous configuration or by updating the DACs with new data. When powering up the device or bringing it out of shutdown, allow 15µs for the outputs to stabilize.

Serial-Interface Configurations

The MAX5250's 3-wire serial interface is compatible with both Microwire (Figure 2) and SPI*/QSPI* (Figure 3). The serial input word consists of two address bits and two control bits followed by 10+2 data bits (MSB first), as shown in Figure 4. The 4-bit address/control code determines the MAX5250's response outlined in Table 1. The connection between DOUT and the serial-interface port is not necessary, but may be used for data echo. Data held in the MAX5250's shift register can be shifted out of DOUT and returned to the microprocessor (μ P) for data verification.

The MAX5250's digital inputs are double buffered. Depending on the command issued through the serial interface, the input register(s) can be loaded without affecting the DAC register(s), the DAC register(s) can be loaded directly, or all four DAC registers can be updated simultaneously from the input registers (Table 1).

Serial-Interface Description

The MAX5250 requires 16 bits of serial data. Table 1 lists the serial-interface programming commands. For certain commands, the 10+2 data bits are "don't cares." Data is sent MSB first and can be sent in two 8-bit packets or one 16-bit word (CS must remain low until 16 bits are transferred). The serial data is composed of two DAC address bits (A1, A0) and two control bits (C1, C0), followed by the 10+2 data bits D9...D0, S1, S0 (Figure 4). Set both sub-bits (S1, S0) to zero. The 4-bit address/control code determines:

- The register(s) to be updated
- The clock edge on which data is to be clocked out via the serial-data output (DOUT)
- The state of the user-programmable logic output (UPO)
- If the part is to go into shutdown mode (assuming PDL is high)
- How the part is configured when coming out of shutdown mode.




Figure 2. Connections for Microwire




Figure 3. Connections for SPI/QSPI




Figure 4. Serial-Data Format

Table 1. Serial-Interface Programming Commands

16-BIT SERIAL WORD								
A1	A1 A0 C1 C0 D9D0 S1 S0		S0	FUNCTION				
0 0 1 1	0 1 0 1	0 0 0	1 1 1 1	10-bit DAC data 10-bit DAC data 10-bit DAC data 10-bit DAC data	0 0 0	0 0 0 0	Load input register A; DAC registers unchanged. Load input register B; DAC registers unchanged. Load input register C; DAC registers unchanged. Load input register D; DAC registers unchanged.	
0 0 1 1	0 1 0 1	1 1 1 1	1 1 1	10-bit DAC data 10-bit DAC data 10-bit DAC data 10-bit DAC data	0 0 0 0	0 0 0	Load input register A; all DAC registers updated. Load input register B; all DAC registers updated. Load input register C; all DAC registers updated. Load input register D; all DAC registers updated.	
0	1	0	0	XXXXXXXXX	Х	Χ	Update all DAC registers from their respective input registers (also exit shutdown mode).	
1	0	0	0	10-bit DAC data	0	0	Load all DAC registers from shift register (also exit shutdown mode).	
1	1	0	0	XXXXXXXXX	Х	Χ	Enter shutdown mode (provided PDL = 1).	
0	0	1	0	XXXXXXXXX	Х	Χ	UPO goes low (default).	
0	1	1	0	XXXXXXXXX	Х	Χ	UPO goes high.	
0	0	0	0	XXXXXXXXX	Х	Χ	No operation (NOP) to DAC registers	
1	1	1	0	XXXXXXXXX	Х	Х	Mode 1, DOUT clocked out on SCLK's rising edge. All DAC registers updated.	
1	0	1	0	XXXXXXXXX	Х	Х	Mode 0, DOUT clocked out on SCLK's falling edge. All DAC registers updated (default).	

[&]quot;X" = Don't care

Figure 5 shows the serial-interface timing requirements. The chip-select pin $\overline{(CS)}$ must be low to enable the DAC's serial interface. When \overline{CS} is high, the interface control circuitry is disabled. \overline{CS} must go low at least tcss before the rising serial clock (SCLK) edge to properly clock in the first bit. When \overline{CS} is low, data is clocked into the internal shift register via the serial-data input pin (DIN) on SCLK's rising edge. The maximum guaranteed clock frequency is 10MHz. Data is latched into the appropriate MAX5250 input/DAC registers on \overline{CS} 's rising edge.

The programming command Load-All-DACs-From-Shift-Register allows all input and DAC registers to be simultaneously loaded with the same digital code from the input shift register. The no operation (NOP) command leaves the register contents unaffected and is useful when the MAX5250 is configured in a daisy chain (see the *Daisy Chaining Devices* section). The command to

change the clock edge on which serial data is shifted out of DOUT also loads data from all input registers to their respective DAC registers.

Serial-Data Output (DOUT)

The serial-data output, DOUT, is the internal shift register's output. The MAX5250 can be programmed so that data is clocked out of DOUT on SCLK's rising edge (Mode 1) or falling edge (Mode 0). In Mode 0, output data at DOUT lags input data at DIN by 16.5 clock cycles, maintaining compatibility with Microwire, SPI/QSPI, and other serial interfaces. In Mode 1, output data lags input data by 16 clock cycles. On power-up, DOUT defaults to Mode 0 timing.

User-Programmable Logic Output (UPO) The user-programmable logic output, UPO, allows an external device to be controlled via the MAX5250 serial interface (Table 1).




Figure 5. Serial-Interface Timing Diagram




Figure 6. Detailed Serial-Interface Timing Diagram

Power-Down (PDL)

The power-down lockout pin \overline{PDL} disables software shutdown when low. When in shutdown, transitioning \overline{PDL} from high to low wakes up the part with the output set to the state prior to shutdown. \overline{PDL} can also be used to wake up the device asynchronously.

Daisy Chaining Devices

Any number of MAX5250s can be daisy chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 7).

Since the MAX5250's DOUT pin has an internal active pull-up, the DOUT sink/source capability determines the time required to discharge/charge a capacitive load. Refer to the serial-data-out VOH and VOL specifications in the *Electrical Characteristics*.

Figure 8 shows an alternate method of connecting several MAX5250s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input (CS) is required for each IC.




Figure 7. Daisy-Chaining MAX5250s




Figure 8. Multiple MAX5250s Sharing a Common DIN Line

_Applications Information

Unipolar Output

For a unipolar output, the output voltages and the reference inputs have the same polarity. Figure 9 shows the MAX5250 unipolar output circuit, which is also the typical operating circuit. Table 2 lists the unipolar output codes.

For rail-to-rail outputs, see Figure 10. This circuit shows the MAX5250 with the output amplifiers configured with a closed-loop gain of +2 to provide 0V to 5V full-scale range when a 2.5V reference is used.

Table 2. Unipolar Code Table

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
1111	1111	11(00)	+V _{REF} (1023)
1000	0000	01(00)	+V _{REF} (513)
1000	0000	00(00)	$+V_{REF}\left(\frac{512}{1024}\right) = \frac{+V_{REF}}{2}$
0111	1111	11(00)	+V _{REF} (511 / 1024)
0000	0000	01(00)	+V _{REF} (1/1024)
0000	0000	00(00)	OV

Table 3. Bipolar Code Table

DAC MSB	CONTE	NTS LSB	ANALOG OUTPUT
1111	1111	11(00)	+V _{REF} (<u>511</u>)
1000	0000	01(00)	+V _{REF} (1/512)
1000	0000	00(00)	OV
0111	1111	11(00)	-V _{REF} (1/512)
0000	0000	01(00)	-V _{REF} (<u>511</u>)
0000	0000	00(00)	$-V_{REF} \left(\frac{512}{512} \right) = -V_{REF}$

() Sub-bits

Bipolar Output

The MAX5250 outputs can be configured for bipolar operation using Figure 11's circuit:

where NB is the numeric value of the DAC's binary input code. Table 3 shows digital codes (offset binary) and corresponding output voltages for Figure 11's circuit.




Figure 9. Unipolar Output Circuit




Figure 10. Unipolar Rail-to-Rail Output Circuit




Figure 11. Bipolar Output Circuit

Using an AC Reference

In applications where the reference has AC signal components, the MAX5250 has multiplying capability within the reference input range specifications. Figure 12 shows a technique for applying a sine-wave signal to the reference input where the AC signal is offset before being applied to REFAB/REFCD. The reference voltage must never be more negative than DGND.

The MAX5250's total harmonic distortion plus noise (THD + N) is typically less than -72dB (full-scale code), given a 1Vp-p signal swing and input frequencies up to 25kHz. The typical -3dB frequency is 650kHz, as shown in the *Typical Operating Characteristics* graphs.

Digitally Programmable Current Source The circuit of Figure 13 places an NPN transistor (2N3904 or similar) within the op-amp feedback loop to implement a digitally programmable, unidirectional current source. This circuit can be used to drive 4–20mA current loops, which are commonly used in industrial-control applications. The output current is calculated with the following equation:

$$IOUT = (VREF / R) \times (NB / 1024)$$

where NB is the numeric value of the DAC's binary input code and R is the sense resistor shown in Figure 13.




Figure 12. AC Reference Input Circuit




Figure 13. Digitally Programmable Current Source


Power-Supply Considerations

On power-up, all input and DAC registers are cleared (set to zero code) and DOUT is in Mode 0 (serial data is shifted out of DOUT on the clock's falling edge).

For rated MAX5250 performance, limit REFAB/REFCD to less than 1.4V below VDD. Bypass VDD with a 4.7 μ F capacitor in parallel with a 0.1 μ F capacitor to AGND. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.

Grounding and Layout Considerations
Digital or AC transient signals between AGND and
DGND can create noise at the analog outputs. Tie
AGND and DGND together at the DAC, then tie this
point to the highest-quality ground available.

Good printed circuit board ground layout minimizes crosstalk between DAC outputs, reference inputs, and digital inputs. Reduce crosstalk by keeping analog lines away from digital lines. Wire-wrapped boards are not recommended.



MAX5250BMJP

Low-Power, Quad, 10-Bit Voltage-Output DAC with Serial Interface

_Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE	INL (LSB)
MAX5250AEPP	-40°C to +85°C	20 Plastic DIP	±1/2
MAX5250BEPP	-40°C to +85°C	20 Plastic DIP	±1
MAX5250AEAP	-40°C to +85°C	20 SSOP	±1/2
MAX5250BEAP	-40°C to +85°C	20 SSOP	±1


^{*}Contact factory for availability and processing to MIL-STD-883.

-55°C to +125°C 20 CERDIP*

_Chip Information

TRANSISTOR COUNT: 4337

_Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600