RELIABILITY REPORT

FOR

MAX4541xxA

PLASTIC ENCAPSULATED DEVICES

September 10, 2001

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX4541 Successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I. Device Description

A. General

The MAX4541 is a precision, dual analog switch designed to operate from a single +2.7V to +12V supply. Low power consumption ($5\mu W$) makes this part ideal for battery-powered equipment. This switche offers low leakage currents (100pA max) and fast switching speeds (tON = 150ns max, tOFF = 100ns max). When powered from a +5V supply, the MAX4541 offers 2max matching between channels, 60 max on-resistance (RON), and 6max RON flatness. This switche also offers 5pC max charge injection and a minimum of 2000V ESD protection per Method 3015.7. The MAX4541 is a dual single-pole/single-throw (SPST) device. The MAX4541 has two normally open (NO) switches .

B. Absolute Maximum Ratings

<u>ltem</u>	Rating
Voltage Referenced to GND	
V+	-0.3V to +13V
IN_, COM_, NC_, NO_ (Note 1)	-0.3V to $(V+ + 0.3V)$
Continuous Current (any terminal)	±10mA
Peak Current, COM_, NO_, NC_	
(pulsed at 1ms, 10% duty cycle max)	±20mA
ESD per Method 3015.7	>2000V
Operating Temperature Ranges	
MAX4541C	0°C to +70°C
MAX4541E	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Continuous Power Dissipation	
8-Lead μMAX	330mW
8-Lead NSO	471mW
8-Lead PDIP	727mW
Derate above +70°C	
8-Lead μMAX	4.10mW/°C
8-Lead μMAX	5.88mW/°C
8-Lead μMAX	9.09mW/°C

II. Manufacturing Information

A. Description/Function: Low-Voltage, Single-Supply Dual SPST Analog Switch

B. Process: S3 (SG3) - Standard 3 micron silicon gate CMOS

C. Number of Device Transistors: 76

D. Fabrication Location: California or Oregon, USA

E. Assembly Location: Philippines, Malaysia or Thailand

F. Date of Initial Production: April, 1997

III. Packaging Information

A. Package Type:	8 Lead μMAX	8 Lead NSO	8 Lead PDIP
B. Lead Frame:	Copper	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate	Solder Plat
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1 mil dia.)	Gold (1 mil dia.)	Gold (1 mils dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	05-1201-0007	05-1201-0006	05-1201-0005
H. Flammability Rating:	Class UL94-V0	Class UL94-V0	Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

IV. Die Information

A. Dimensions: 57 X 32 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x} 240 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\lambda = 4.52 \text{ x } 10^{-9}$$

$$\lambda = 4.52 \text{ F.I.T. } (60\% \text{ confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The Burn-In Schematic 06-5091 shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1L) located on the Maxim website at http://www.maxim-ic.com.

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The AH02 die type has been found to have all pins able to withstand a transient pulse of ± 2000 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA and/or ± 20 V.

Table 1 Reliability Evaluation Test Results

MAX4541xxA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				_
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		240	0
Moisture Testin	g (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	uMax NSO PDIP	197 2340 600	0 15 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters (generic test vehicle)		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots. Note 2: Generic Process/Package Data

Attachment #1


TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\underline{3/}$ Repeat pin combination I for each named Power supply and for ground (e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).


3.4 Pin combinations to be tested.


- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





PKG.CODE: U8-1		APPROVALS	DATE	NIXIXI	M
CAV./PAD SIZE:	PKG.	2 SVC JAN	0 6 1997	BUILDSHEET NUMBER:	REV.:
68X94	DESIGN	724	1-79)	05-1201-0007	Α





bkg.code: 28-5	APPROVALS	DATE	NAXI	11
CAV./PAD SIZE:	PKG. 7% 1-	1-7-97		REV.:
90 X 90	DESIGN CVE	JAN 0 6 1997	05-1201-0006	Α

