General Description

The MAX2106 low-cost, direct-conversion tuner IC is designed for use in digital direct-broadcast satellite (DBS) television set-top box units and is a pin-for-pin upgrade for the MAX2104. Its direct-conversion architecture reduces system cost compared to devices with IF-based architectures. The MAX2106 directly tunes L-band signals to baseband using a broadband I/Q downconverter. The operating frequency range spans 925MHz to 2175MHz.

The IC includes a low-noise amplifier (LNA) with gain control, I and Q downconverting mixers, lowpass filters with gain and frequency control, a local oscillator (LO) buffer with a 90° quadrature network, and a chargepump-based phase-locked loop (PLL) for frequency control. The MAX2106 has an on-chip LO, requiring only an external varactor-tuned LC tank for operation. The LO's output drives the internal quadrature generator and has a buffer amplifier to drive off-chip circuitry. The MAX2106 comes in a 48-pin thin quad flat-pack package with exposed paddle (EP).


U.S. DSS	Set-Top Receivers
Europear Systems	DVB-Compliant
Cellular E	Base Stations
Wireless	Local Loop

_Applications

LMDS Professional Receivers VSAT Microwave Links

Broadband Systems

_Pin Configuration



_ Advantages Over MAX2104

- Improved Front End Achieves 10.2dB NF at 1550MHz
- Higher Input IIP3: 11.5dBm at 1550MHz
- Reduced Spurious Downconversion Products
- ♦ Capable of Using an External Synthesizer

Features

- Drop-In Replacement for MAX2104 Designs: Requires Only Minor Software Upgrade and Two External Resistor Value Changes
- Complete Low-Cost Solution for DBS Direct Downconversion
- High Level of Integration Minimizes Component Count
- 1MBaud to 45MBaud Operation
- Selectable LO Buffer
- ♦ +5V Single-Supply Operation
- ♦ 925MHz to 2175MHz Input Frequency Range
- On-Chip Quadrature Generator, Dual-Modulus Prescaler (/32, /33)
- On-Chip Crystal Oscillator Amplifier
- PLL Phase Detector with Gain-Controlled Charge Pump
- Input Levels: -25dBm to -68dBm per Carrier
- Over 50dB Gain Control Range
- Noise Figure = 10.2dB; IIP3 = +11.5dBm (at 1550MHz)
- Automatic Baseband Offset Correction

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX2106CCM	0°C to +85°C	48 TQFP-EP*
* Exposed paddle		

Functional Diagram appears at end of data sheet.

_ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +4.75V \text{ to } +5.25V, V_{FB} = +2.4V, C_{IOUT} = C_{QOUT} = 10\text{pF}, f_{FLCLK} = 2\text{MHz}, \text{RFIN} = \text{unconnected}, \text{R}_{IOUT} = \text{R}_{QOUT} = 10\text{k}\Omega$, $V_{LOBUFSEL} = 0.5V, V_{RFBAND} = V_{INSEL} = V_{CPG1} = V_{CPG2} = +2.4V, V_{PLLIN+} = V_{MOD+} = +1.3V, V_{PLLIN-} = V_{MOD-} = +1.1V, T_A = +25^{\circ}\text{C}$, unless otherwise noted. Typical values are at $V_{CC} = +5V$, unless otherwise noted.)

PARAMETER	PARAMETER SYMBOL CONDITIONS		MIN	ТҮР	МАХ	UNITS
Operating Supply Voltage	Vcc		4.75		5.25	V
Operating Supply Current	Icc			195	275	mA
STANDARD DIGITAL INPUTS (INSEL, CPG	1, CPG2, LOBUFSEL, LODIVSEL)				
Input Voltage High	VIH		2.4			V
Input Voltage Low	VIL				0.5	V
Input Current	lin		-15		10	μA
RFBAND Input Current			-200		200	μA
SLEW-RATE-LIMITED DIGITAL	INPUT (f _{LC}	LK)				
FLCLK Input Voltage High			1.85			V
FLCLK Input Voltage Low					1.45	V
FLCLK Input Current (Note 1)		RSOURCE = $50k\Omega$, VFLCLK = 1.65V	-1		1	μA
DIFFERENTIAL DIGITAL INPU	rs (MOD+, I	MOD-, PLLIN+, PLLIN-)				
Common-Mode Input Voltage	VCMI		1.08	1.2	1.32	V
Input Voltage Low		Referenced to V _{CMI}			-100	mV
Input Voltage High		Referenced to VCMI	100			mV
Input Current (Note 1)			-5		5	μA
DIFFERENTIAL DIGITAL OUTP	UTS (LOBU	F+/PSOUT+, LOBUF-/PSOUT-)				
Common-Mode Output Voltage	VCMO		2.16	2.4	2.64	V
Output Voltage Low (Note 2)		Referenced to V _{CMO} , LOBUFSEL \leq 0.5V			-150	mV
Output Voltage High (Note 2)		Referenced to V _{CMO} , LOBUFSEL \leq 0.5V	150			mV
FREQUENCY SYNTHESIZER/L	O BUFFER					
		$(V_{MOD+} - V_{MOD-}) \ge 200 \text{mV}, \text{ LOBUFSEL} \le 0.5 \text{V}$	32		32	
Prescaler Ratio		$(V_{MOD+} - V_{MOD-}) \le -200 \text{mV}, \text{ LOBUFSEL} \le 0.5 \text{V}$	33		33	
		LOBUFSEL \ge 2.4V, LODIVSEL \le 0.5V	2		2	
		$LOBUFSEL \ge 2.4V$, $LODIVSEL \ge 2.4V$	1		1	
Reference Divider Ratio			8		8	
XTLOUT Output DC Voltage				1.9		V
		$V_{CPG1} \le 0.5V, V_{CPG2} \le 0.5V$	0.08	0.1	0.12	
Charge-Pump Output High		$V_{CPG1} \le 0.5V$, $V_{CPG2} \ge 2.4V$	0.24	0.3	0.36	mA
Measured at FB		$V_{CPG1} \ge 2.4V, V_{CPG2} \le 0.5V$	0.48	0.6	0.72	
		$V_{CPG1} \ge 2.4V, V_{CPG2} \ge 2.4V$	1.44	1.8	2.16	



DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.75V \text{ to } +5.25V, V_{FB} = +2.4V, C_{IOUT} = C_{QOUT} = 10\text{pF}, f_{FLCLK} = 2\text{MHz}, \text{RFIN} = \text{unconnected}, \text{R}_{IOUT} = \text{R}_{QOUT} = 10\text{k}\Omega, \\ V_{LOBUFSEL} = 0.5V, V_{RFBAND} = V_{INSEL} = V_{CPG1} = V_{CPG2} = +2.4V, V_{PLLIN+} = V_{MOD+} = +1.3V, V_{PLLIN-} = V_{MOD-} = +1.1V, \text{TA} = +25^{\circ}\text{C}, \\ \text{unless otherwise noted}. Typical values are at V_{CC} = +5V, unless otherwise noted.) }$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		$V_{CPG1} \le 0.5V, V_{CPG2} \le 0.5V$	-0.12	-0.1	-0.08	
Charge-Pump Output Low		V _{CPG1} ≤ 0.5V, V _{CPG2} ≥ 2.4V	-0.36	-0.3	-0.24	mA
Measured at FB		$V_{CPG1} \ge 2.4V, V_{CPG2} \le 0.5V$	-0.72	-0.6	-0.48	IIIA
		$V_{CPG1} \ge 2.4V, V_{CPG2} \ge 2.4V$	-2.16	-1.8	-1.44	
Charge-Pump Output Current Matching Positive to Negative		Measured at FB	-5		5	%
Charge-Pump Output Leakage		Measured at FB	-25		25	nA
Charge-Pump Output Current Drive (Note 1)		Measured at CP	100			μA
ANALOG CONTROL INPUTS (G	C1, GC2)					
Input Current	IGC_	V_{GC} = 1V to 4V	-50		50	μA
BASEBAND OUTPUTS (IOUT+,	IOUT-, QOL	JT+, QOUT-)				
Differential Output Voltage Swing		$R_L = 2k\Omega$ differential	1			Vp-р
Common-Mode Output Voltage (Note 1)			0.65		0.85	V
Offset Voltage (Note 1)			-50		50	mV

AC ELECTRICAL CHARACTERISTICS

(IC driven single-ended with RFIN- AC-terminated in 75 Ω to GND, V_{CC} = +4.75V to +5.25V, V_{IOUT} = V_{QOUT} = 0.59Vp-p, CIOUT_ = C_{QOUT} = 10pF, f_{LCLK} = 2MHz, RIOUT_ = R_{QOUT} = 10k Ω , V_{LOBUFSEL} = 0.5V, V_{RFBAND} = V_{INSEL} = V_{CPG1} = V_{CPG2} = +2.4V, V_{PLLIN+} = V_{MOD+} = +1.3V, V_{PLLIN-} = V_{MOD-} = +1.1V, T_A = +25°C, unless otherwise noted. Typical values are at V_{CC} = +5V.)

PARAMETER	SYMBOL	CONDITIONS			MIN	ТҮР	MAX	UNITS
RF FRONT END								
RFIN_ Input Frequency Range	fRFIN_	Inferred by quadrature gain and phase-error test		925		2175	MHz	
RFIN_ Input Power for 0.59Vp-p		Single	VGC1 = V	/GC2 = +4V (min gain)	-25			dBm
Baseband Levels		carrier	VGC1 = V	GC2 = +1V (max gain)			-68	dBm
		Poch -	25dPm	fLO = 2175MHz		10.5		
	IP3 _{RFIN}	PRFIN_ = -25dBm per tone		fLO = 1550MHz		11.5		dBm
RFIN_ Input Third-Order Intercept Point (Note 3)				fLO = 950MHz		10.5		
		$\begin{array}{ c c c c } P_{RFIN_} = -65dBm & f_{LO} = 2175MHz \\ \hline f_{LO} = 1550MHz \\ \hline f_{LO} = 950MHz \end{array}$		fLO = 2175MHz		-29		dBm
				fLO = 1550MHz		-26		
					-30			
RFIN_ Input Second-Order Intercept (Note 4)	IP2 _{RFIN} _	$P_{RFIN} = -25 dBm per tone,$ $f_{LO} = 951 MHz$				17		dBm
Output-Referred 1dB Compression Point (Note 5)	P1dBOUT	P _{RFIN} = -40dBm, signals within filter bandwidth				2		dBV
Noise Figure	NE	NF f _{RFIN} = 1550MHz, VGC1 = 1V, VGC2 adjusted 0.59Vp-p baseband level		$P_{RFIN} = -65 dBm$		10.2		dB
				$P_{RFIN} = -25 dBm$		44.8		dB

AC ELECTRICAL CHARACTERISTICS (continued)

 $(\mathsf{R}_{\mathsf{FIN}} + \mathsf{IC} \text{ driven single-ended with RFIN- AC-terminated in 75} \Omega \text{ to GND}, \mathsf{V}_{\mathsf{CC}} = +4.75\mathsf{V} \text{ to } +5.25\mathsf{V}, \mathsf{V}_{\mathsf{IOUT}} = \mathsf{V}_{\mathsf{QOUT}} = 0.59\mathsf{V}_{\mathsf{P}}, \mathsf{C}_{\mathsf{IOUT}} = \mathsf{C}_{\mathsf{QOUT}} = 10\mathsf{p}\mathsf{F}, \mathsf{f}_{\mathsf{ICLK}} = 2\mathsf{M}\mathsf{Hz}, \mathsf{R}_{\mathsf{IOUT}} = \mathsf{R}_{\mathsf{QOUT}} = 10\mathsf{k}\Omega, \mathsf{V}_{\mathsf{IOBUFSEL}} = 0.5\mathsf{V}, \mathsf{V}_{\mathsf{R}}_{\mathsf{FBAND}} = \mathsf{V}_{\mathsf{INSEL}} = \mathsf{V}_{\mathsf{CPG1}} = \mathsf{V}_{\mathsf{CPG2}} = +2.4\mathsf{V}, \mathsf{V}_{\mathsf{PLLIN}} = \mathsf{V}_{\mathsf{MOD}} = +1.3\mathsf{V}, \mathsf{V}_{\mathsf{PLLIN}} = +25^\circ\mathsf{C}, \mathsf{unless otherwise noted}. \mathsf{Typical values are at V}_{\mathsf{CC}} = +5\mathsf{V}.)$

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Prove Datura Laga (Nata 6)		$f_{RFIN} = 925 MHz$, $Z_{SOURCE} = 75 \Omega$		+13		dD
R _{FIN} + Return Loss (Note 6)		$f_{RFIN} = 2175 MHz$, $Z_{SOURCE} = 75 \Omega$		+14		- dB
LO 2nd Harmonic Rejection (Note 7)		Average level of VIOUT_, VQOUT_		32		dB
LO Half Harmonic Rejection (Note 8)		Average level of VIOUT_, VQOUT_		41.5		dB
LO Leakage Power (Notes 6, 9)		Measured at R _{FIN} +		-66		dBm
RFOUT PORT (LOOPTHROUGH)						
		f = 925MHz		0.5		
RFIN+ to RFOUT Gain (Note 10)		f = 1550MHz		1.0		dB
		f = 2175MHz		2.0		
		f = 925MHz		9		
RFOUT Output Third-Order Intercept Point (Note 10)		f = 1550MHz		7		dBm
		f = 2175MHz		5		
		f = 925MHz		12.5		
RFOUT Noise Figure (Note 10)		f = 1550MHz		11		dB
		f = 2175MHz		11		1
RFOUT Return Loss (Notes 6, 10)		925MHz < f < 2175MHz, Z _{LOAD} = 75Ω		12		dB
BASEBAND CIRCUITS						
Output Real Impedance (Note 1)		IOUT_, QOUT_			50	Ω
Baseband Highpass -3dB Frequency (Note 1)		CIDC_ = CQDC_ = 0.22µF			750	Hz
LPF -3dB Cutoff-Frequency Range (Note 1)		Controlled by FLCLK signal	8		33	MHz
Baseband Frequency Response (Note 1)		Deviation from ideal 7th order, Butterworth, up to 0.7 \times fc	-0.5		0.5	dB
		$f_{FLCLK} = 0.5MHz, f_C = 8MHz$	-5.5		5.5	
LPF -3dB Cutoff-Frequency Accuracy (Note 1)		$f_{FLCLK} = 1.25MHz, f_{C} = 19.3MHz$	-10		10	%
Accuracy (Note 1)		f _{FLCLK} = 2.0625MHz, f _C = 31.4MHz	10		10	1
Ratio of In-Filter-Band to Out-of-Filter- Band Noise		f_{IN_BAND} = 100Hz to 22.5MHz, f_OUT_BAND = 67.5MHz to 112.5MHz		23		dB
Quadrature Gain Error		Includes effects from baseband filters, measured at 125kHz baseband			1.2	dB
Quadrature Phase Error		Includes effects from baseband filters, measured at 125kHz baseband			4	degree

AC ELECTRICAL CHARACTERISTICS (continued)

(IC driven single-ended with RFIN- AC-terminated in 75 Ω to GND, V_{CC} = +4.75V to +5.25V, V_{IOUT} = V_{QOUT} = 0.59Vp-p, C_{IOUT} = C_{QOUT} = 10pF, f_{LCLK} = 2MHz, R_{IOUT} = R_{QOUT} = 10k Ω , V_{LOBUFSEL} = 0.5V, V_{RFBAND} = V_{INSEL} = V_{CPG1} = V_{CPG2} = +2.4V, V_{PLLIN} = V_{MOD} = +1.3V, V_{PLLIN} = V_{MOD} = +1.1V, T_A = +25°C, unless otherwise noted. Typical values are at V_{CC} = +5V.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SYNTHESIZER		L				
XTLOUT Output Voltage Swing		Load = 10pF II 10k Ω , f _{XTLOUT} = 6MHz	0.75	1	1.5	Vp-p
Crystal Frequency Range (Note 1)			4		7.26	MHz
MOD+, MOD- Setup Time (Note 1)	tsum	Figure 1	7			ns
MOD+, MOD- Hold Time (Note 1)	tHM	Figure 1	0			ns
LOCAL OSCILLATOR						
LO Tuning Range (Note 11)			590		1180	MHz
LO Buffer Output Voltage (Note 1)		$V_{LOBUFSEL} \ge 2.4V$, f _{LO} = 925 MHz + 2175MHz	70			V _{RMS}
		At 1kHz offset, f _{LO} = 2175MHz		-60		
LO Phase Noise (Notes 6, 12)		At 10kHz offset, fLO = 2175MHz		-75		dBc/Hz
		At 100kHz offset, fLO = 2175MHz		-96		
RFIN+ to LO Input Isolation (Note 9)		f _{RFIN} = 2175MHz		58		dB

Note 1: Minimum and maximum values are guaranteed by design and characterization over supply voltage.

Note 2 Driving differential load of $10k\Omega$ || 15pF.

Note 3: Two signals are applied to RFIN_ at f_{LO} - 100MHz and f_{LO} - 199MHz. V_{GC2} = 1V, V_{GC1} is set so that the baseband outputs are at 590mVp-p. IM products are measured at baseband outputs but are referred to RF inputs.

Note 4: Two signals are applied to RFIN_ at 1200MHz and 2150MHz. $V_{GC2} = 1V$, V_{GC1} is set so that the baseband outputs are at 590mVp-p. IM products are measured at baseband outputs but are referred to RF inputs.

Note 5: P_{RFIN} = -40dBm so that front-end IM contributions are minimized.

Note 6: Using L64733/L64734 demo board from LSI Logic.

Note 7: Downconverted level, in dBc, of carrier present at $f_{LO} \times 2$, $f_{LO} = 1180$ MHz, $f_{VCO} = 590$ MHz, V_{RFBAND} = unconnected (see histogram plots).

Note 8: Downconverted level, in dBc, of carrier present at $f_O / 2$, $f_{LO} = 2175MHz$, $f_{VCO} = 1087.5MHz$, $V_{RFBAND} = 2.4V$.

Note 9: Leakage is dominated by board parasitics.

Note 10: $V_{CPG1} = V_{CPG2} = V_{RFBAND} = V_{INSEL} = 0.5V$, $f_{LCLK} = 0.5MHz$.

Note 11: Guaranteed by design and characterization over supply and temperature.

Note 12: Measured at tuned frequency with PLL locked. PLL loop bandwidth = 3kHz. All phase noise measurements assume tank components have a Q > 50.

M/X/M

Pin	Des	crin	tion
	DCS	σιιρ	

		Pin Description
PIN	NAME	FUNCTION
1, 6, 19, 29, 39, 45	Vcc	V_{CC} Power-Supply Input. Connect each pin to a +5V $\pm 5\%$ low-noise supply. Bypass each V_{CC} pin to the nearest GND with a ceramic chip capacitor.
2	CFLT	External Bypass for Internal Bias. Bypass this pin with a $0.1\mu F$ ceramic chip capacitor to GND.
3	XTL-	Inverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements.
4	XTL+	Noninverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements.
5, 9, 10, 16, 40, 41, 46	GND	Ground. Connect each of these pins to a solid ground plane. Use multiple vias to reduce inductance where possible.
7	RFIN-	RF Inverting Input. Bypass RFIN- with 47pF capacitor in series with a 75 Ω resistor to GND.
8	RFIN+	RF Noninverting Input. Connect to 75 Ω source with a 47pF ceramic chip capacitor.
11	QDC-	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC- to QDC+ (pin 12).
12	QDC+	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC+ to QDC- (pin 11).
13	IDC-	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC- to IDC+ (pin 14).
14	IDC+	Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC+ to IDC- (pin 13).
15	LOBUFSEL	Local Oscillator Buffer Select. Connect to GND to select DIV32/33 prescaler output; connect V_{CC} to DIV1 to select DIV2 LO buffer output.
17	RFOUT	Buffered RF Output. Enabled when INSEL is low.
18	CPG1	Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See <i>DC Electrical Characteristics</i> for available gain settings.
20	XTLOUT	Buffered Crystal Oscillator Output
21	CPG2	Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See <i>DC Electrical Characteristics</i> for available gain settings.
22	GC1	Gain Control Input for RF Front End. High-impedance analog input, with an input range of +1V to +4V. See AC Electrical Characteristics for transfer function.
23	GC2	Gain Control Input for Baseband Signals. High-impedance analog input, with an input range of +1V to +4V. See <i>AC Electrical Characteristics</i> for transfer function.
24	INSEL	Loopthrough Mode Enable. High-impedance digital input. Drive low to enable the RFOUT buffer and disable the LO converters. Drive high for normal tuner operation.
25	FLCLK	Baseband Filter Cutoff Adjust. Connect to a slew-rate-limited clock source. See AC Electrical Characteristics for transfer function.
26	RFBAND	RF Input Band Select Input. Drive high to enable 1680 MHz to 2175 MHz band. Leave unconnected to enable 1180 MHz to 1680 MHz band. Connect to GND to enable 925 MHz to 1180 MHz band.
27	QOUT-	Baseband Quadrature Output. Connect to inverting input of high-speed ADC.
28	QOUT+	Baseband Quadrature Output. Connect to noninverting input of high-speed ADC.
30	IOUT-	Baseband In-Phase Output. Connect to inverting input of high-speed ADC.
31	IOUT+	Baseband In-Phase Output. Connect to noninverting input of high-speed ADC.
32	LODIVSEL	LO Buffer Divider Ratio Input. Drive high to enable divide-by-one LO buffer output. Connect to GND to enable divide-by-two buffer output.
33	MOD+	PECL Modulus Control. A PECL high on MOD+ sets the dual-modulus prescaler to divide by 32. A PECL logic low sets the divide ratio to 33. Drive with a differential PECL signal in conjunction with MOD- (pin 34).

Pin Description (continued)

PIN	NAME	FUNCTION
34	MOD-	PECL Modulus Control. A PECL low on MOD- sets the dual-modulus prescaler to divide by 32. A PECL logic high sets the divide ratio to 33. Drive with a differential PECL signal in conjunction with MOD+ (pin 33).
35	PLLIN+	PECL Phase-Locked Loop Input. Drive with a differential PECL signal in conjunction with PLLIN- (pin 36).
36	PLLIN-	PECL Phase-Locked Loop Input. Drive with a differential PECL signal in conjunction with PLLIN+ (pin 35)
37	LOBUF+/ PSOUT+	LOBUFSEL = GND: PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used in conjunction with PSOUT Requires PECL-compatible termination. LOBUFSEL=V _{CC} : 50Ω LO buffer noninverting output.
38	LOBUF-/ PSOUT-	LOBUFSEL = GND: PECL Prescaler Output. Differential output of the dual-modulus prescaler. Used in conjunction with PSOUT+. Requires PECL-compatible termination. LOBUFSEL = V_{CC} : 50 Ω LO buffer inverting output.
42	TANK-	LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning.
43	VRLO	LO Internal Regulator. Bypass with a 1000pF ceramic chip capacitor to GND.
44	TANK+	LO Tank Oscillator Input. Connect to an external LC tank with varactor tuning.
47	FB	Feedback Input for Loop Filter
48	CP	Voltage Drive Output. Control of external charge-pump transistor.






Figure 1. Modulus Control Timing Diagram



Functional Diagram



Package Information

MAX2106

Package Information (continued)

//IXI//I

32/48L, 7×7×1.0 MM TQFP WITH EP OPTION

21-0065

2/2 Е

WILL PACKAGE DUTLINE.

NDTES:

MAX2106

- NOTES: 1. ALL DIMENSIONS AND TOLERANCING CONFORM TO ANSI Y14.5-1982. 2. DATUM PLANE <u>H-</u> IS LOCATED AT MOLD PARTING LINE AND COINCIDENT WITH LEAD, WHERE LEAD EXITS PLASTIC BODY AT BOTTOM OF PARTING LINE. 3. DIMENSIONS DI AND EI DD NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION IS 0.254 MM ON DI AND EI DIMENSIONS. 4. THE TOP OF PACKAGE IS SMALLER THAN THE BOTTOM OF PACKAGE BY 0.15 MILLIMETERS. 5. DIMENSION & DDES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 MM TOTAL IN EXCESS OF THE & DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. CONTROLLING DIMENSION: MILLIMETER. 7. THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-136, VARIATIONS AC AND AE. 8. LEADS SHALL BE COPLANAR WITHIN 0.004 INCH. 9. EXPOSED DIE PAD SHALL BE COPLANAR WITH BOTTOM OF PACKAGE WITHIN 2 MILS (05 MM). 10. DIMENSIONS X & Y APPLY TO EXPOSED PAD (CP) VERSIONS ONLY. SEE INDIVIDUAL PRODUCT DATASHEET TO DETERMINE IF A PRODUCT USES EXPOSED PAD PACKAGE.

				VARIATI⊡N				
S L	ALL DIMENSIONS IN MILLIMETERS							
м В П		AC			AE			
Ľ	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.		
Α	\sim	74	1.20	-the	\rightarrow	1.20		
A1	0.05	0.10	0.15	0.05	0.10	0.15		
Aa	0.95	1.00	1.05	0.95	1.00	1.05		
D [9.00 BSC.			9.00 BSC.			
D1		7.00 BSC.			7.00 BSC.			
εΓ		9.00 BSC.		9.00 BSC.				
E1		7.00 BSC.		7.00 BSC.				
г[0.45	0.60	0.75	0.45	0.60	0.75		
м	0.15	~	- AL	0.14	\sim	\sim		
N		32			48			
e	0.80 BSC.				0.50 BSC.			
b [0.30	0.37	0.45	0.17	0.22	0.27		
b1	0.30	0.35	0.40	0.17	0.20	0.23		
*x [3.20	3.50	3.80	3.70	4.00	4.30		
¥Y	3.20	3.50	3.80	3.70	4.00	4.30		
						POSED PAD ote 10)		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

-	

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2001 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.