MAX1293xxEx Rev. A

## RELIABILITY REPORT

FOR

# MAX1293xxEx

PLASTIC ENCAPSULATED DEVICES

August 7, 2001

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

edin 1

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Rull

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX1293 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

IDevice Description	VQuality Assurance Information
IIManufacturing Information	VIReliability Evaluation
IIIPackaging Information	
IVDie Information	Attachments

#### I. Device Description

A. General

The MAX1293 low-power, 12-bit analog-to-digital converters (ADCs) feature a successive-approximation ADC, automatic power-down, fast wake-up (2 $\mu$ s), an on-chip clock, +2.5V internal reference, and a high-speed, byte-wide parallel interface. It operates with a single +3V analog supply and feature a V<sub>LOGIC</sub> pin that allows it to interface directly with a +1.8V to +5.5V digital supply.

Power consumption is only 5.7 mW (V<sub>DD</sub> = V<sub>LOGIC</sub>) at the maximum sampling rate of 250ksps. Two software-selectable powerdown modes enable the MAX1293 to be shut down between conversions; accessing the parallel interface returns it to normal operation. Powering down between conversions can cut supply current to under 10µA at reduced sampling rates.

The MAX1293 offers software-configurable analog inputs for unipolar/bipolar and single-ended/pseudo-differential operation. In single-ended mode, the MAX1293 has 4 input channels (2 input channels, when in pseudo-differential mode).

Excellent dynamic performance and low power combined with ease of use and small package size make this converter ideal for battery-powered and data-acquisition applications or for other circuits with demanding power consumption and space requirements.

The MAX1293 is available in a 24-pin QSOP. For pin-compatible +5V, 12-bit versions, refer to the MAX1290/MAX1292 data sheet.

B. Absolute Maximum Ratings	
Item	Rating
V <sub>DD</sub> to GND	-0.3V to +6V
Vlogic to GND	-0.3V to 6V
CH0-CH7, COM to GND	-0.3V to (V <sub>DD</sub> + 0.3V)
REF, REFADJ to GND	-0.3V to (V <sub>DD</sub> + 0.3V)
Digital Inputs to GND	-0.3V to +6V
Dgital Output to GND	-0.3V to (Vlogic +0.3V)
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
Storage Temp.	-65°C to +150°C
Lead Temp. (soldering, 10 sec.)	+300°C
Power Dissipation	
24 Lead QSOP	762mW
Derates above +70°C	
24 Lead QSOP	9.5mW/°C

#### **II. Manufacturing Information**

A. Description/Function:

B. Process:	S12 (SG1.2) - Standard 1.2 micron silicon gate CMOS
C. Number of Device Transistors: 5781	
D. Fabrication Location:	California or Oregon, USA
E. Assembly Location:	Thailand
F. Date of Initial Production:	October, 1999

# **III. Packaging Information**

A. Package Type:	24 Lead QSOP
B. Lead Frame:	Copper
C. Lead Finish:	Solder Plate
D. Die Attach:	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-0101-0489
H. Flammability Rating:	Class UL94-V0
L. Classification of Moisture Sensitivity per	

I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: Level 1

## **IV. Die Information**

A. Dimensions:	85 x 110 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Copper/Si
D. Backside Metallization:	None
E. Minimum Metal Width:	1.2 microns (as drawn)
F. Minimum Metal Spacing: 1.2 microns (as drawn)	
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

A. Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)
	Bryan Preeshl	(Executive Director of QA)
	Kenneth Huening	(Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{1.83 \quad (\text{Chi square value for MTTF upper limit})}{192 \text{ x } 4389 \text{ x } 160 \text{ x } 2}$ Temperature Acceleration factor assuming an activation energy of 0.8eV  $\lambda = 6.69 \text{ x } 10^{-9} \qquad \lambda = 6.79 \text{ F.I.T. } (60\% \text{ confidence level @ 25°C})$ 

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5426) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (**RR-1L**).

#### B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

#### C. E.S.D. and Latch-Up Testing

The AD92 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1500$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA and/or  $\pm 20$ V.

# Table 1Reliability Evaluation Test Results

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)			
	$Ta = 135^{\circ}C$ Biased Time = 192 hrs.	DC Parameters & functionality	160	0
Moisture Testin	ng (Note 2)			
Pressure Pot	$Ta = 121^{\circ}C$ P = 15  psi. RH= 100% Time = 168  hrs.	DC Parameters & functionality	280	0
85/85	$Ta = 85^{\circ}C$ RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Str	ess (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

# MAX1293xxEx

Note 1: Life Test Data may represent plastic D.I.P. qualification lots for the Small Outline package.


Note 2: Generic process/package data

## Attachment #1


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except $V_{PS1}$ <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

## TABLE II. <u>Pin combination to be tested.</u> 1/2/

- <u>1/</u> Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground (e.g., where V<sub>PS1</sub> is V<sub>DD</sub>, V<sub>CC</sub>, V<sub>SS</sub>, V<sub>BB</sub>, GND, +V<sub>S</sub>, -V<sub>S</sub>, V<sub>REF</sub>, etc).
- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8



÷