

RADIATION HARD 65536 x 1 BIT STATIC RAM

The MA9187 64k Static RAM is configured as 65536 x 1 bits and manufactured using GPS's CMOS-SOS high performance, radiation hard, 1.5µm technology.

The device has separate input and output terminals controlled by Chip Select and Write Enable. The design uses a 6 transistor cell and has full static operation with no clock or timing strobe required. Address input buffers are deselected when Chip Select is in the high state.

See Application Note "Overview of the GPS Radiation Hard 1.5µm CMOS/SOS SRAM Range".

<u>CS</u>	<u>WE</u>	Mode	V _{DD} Current	Output Pin
Н	Х	Deselected	I _{SB2}	High Z
L	Н	Read	I _{SB1}	D _{OUT}
L	L	Write	I _{SB1}	High Z

Figure 1: Truth Table

FEATURES

- 1.5µm CMOS-SOS Technology
- Latch-up Free
- Fast Access Time 45ns Typical
- Total Dose 10⁶ Rad(Si)
- Transient Upset >10¹¹ Rad(Si)/sec
- SEU 4.3 x 10⁻¹¹ Errors/bitday
- Single 5V Supply
- All Inputs and Outputs Fully TTL or CMOS Compatible
- Fully Static Operation
- Three State Output
- Low Standby Current 100µA Typical
- -55°C to +125°C Operation




Figure 2: Block Diagram

CHARACTERISTICS AND RATINGS

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Supply Voltage	-0.5	7	V
VI	Input Voltage	-0.3	V _{DD} +0.3	V
T _A	Operating Temperature	-55	125	°C
Ts	Storage Temperature	-65	150	°C

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not Implied Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 3: Absolute Maximum Ratings

Notes for Tables 4 and 5:

Characteristics apply to pre radiation at T_A = -55°C to +125°C with V_{DD} = 5V ±10% and to post 100k Rad(Si) total dose radiation at T_A = 25°C with V_{DD} = 5V ±10% (characteristics at higher levels available on request). Group A Subgroups 1, 2, 3.

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V_{DD}	Supply voltage	-		4.5	5.0	5.5	V
V _{IH}	Logical '1' Input Voltage	-	TTL CMOS	V _{DD} /2 0.8 V _{DD}	-	V_{DD} V_{DD}	> >
V _{IL}	Logical '0' Input Voltage	-	TTL CMOS	V_{SS} V_{SS}	-	0.8 0.2 V _{DD}	V V
V _{OH1}	Logical '1' Output Voltage	I _{OH1} = -4mA		2.4	-	-	V
V _{OH2}	Logical '1' Output Voltage	I _{OH2} = -3mA		V _{DD} -0.5	-	-	V
V _{OL}	Logical '0' Output Voltage	I _{OL} = 8mA		-	-	0.4	V
ILI	Input Leakage Current	$V_{IN} = V_{DD}$ or V_{SS} All inputs		-	-	±10	μΑ
I _{LO}	Output Leakage Current	Chip disabled, $V_{OUT} = V_{DD}$ o	or V _{SS}	-	-	±10	μΑ
I _{SB1}	Selected Static Current (CMOS)	All inputs = V_{DD} -0.2V except $\underline{CS} = V_{SS}$ +0.2V	90ns 60ns 45ns	-	0.1 0.1 -	10 10 TBD	mA mA
I _{DD}	Dynamic Operating Current (CMOS)	f_{RC} = 1MHz, all inputs switching, $V_{IH} = V_{DD}$ -0.2V	90ns 60ns 45ns	-	3 3 -	13 13 TBD	mA mA
I _{SB2}	Standby Supply Current	$\underline{CS} = V_{DD} - 0.2V$	90ns 60ns 45ns	- - -	0.1 0.1 -	10 10 TBD	mA mA

Figure 4: Electrical Characteristics

Symbol	Parameter	Conditions		Min.	Тур.	Max.	Units
V_{DR}	V _{CC} for Data Retention	$\underline{CS} = V_{DR}$		2.0	-	-	V
I _{DDR}	Data Retention Current	$\underline{CS} = V_{DR}, V_{DR} = 2.0V$	90ns 60ns 45ns		0.05 0.05 -	4 4 TBD	mA mA

Figure 5: Data Retention Characteristics

AC CHARACTERISTICS

Conditions of Test for Tables 5 and 6:

- 1. Input pulse = V_{SS} to 3V (TTL) and V_{SS} to 4V (CMOS).
- 2. Times measurement reference level = 1.5V.
- 3. Input Rise and Fall times 5ns.
- 4. Output load 1TTL gate and CL = 60pF.
- 5. Transition is measured at ±500mV from steady state.
- 6. This parameter is sampled and not 100% tested.

Notes for Tables 6 and 7:

Characteristics apply to pre-radiation at T_A = -55°C to +125°C with V_{DD} = 5V±10% and to post 100k Rad(Si) total dose radiation at T_A = 25°C with V_{DD} = 5V ±10%. GROUP A SUBGROUPS 9, 10, 11.

0			MAX9187X45		MAX9187X60		MAX9187X90	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T _{AVAVR}	Read Cycle Time	45	-	60	-	90	-	ns
T _{AVQV}	Address Access Time	-	45	-	60	-	90	ns
T _{ELQV}	Chip select Access time	-	45	-	60	-	90	ns
T _{ELQX} (5,6)	Chip Selection to Output in Low Z	15	-	15	-	15	-	ns
T _{EHQZ} (5,6)	Chip Deselection to Output in High Z	0	20	0	20	0	20	ns
T _{AXQX}	Output Hold from Address change	15	-	20	-	30	-	ns

Figure 6: Read Cycle AC Electrical Characteristics

	MAX9187X45		MAX91	187X60	MAX91	87X90		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units
T _{AVAVW}	Write~Cycle Tlme	40	-	50	-	60	-	ns
T _{ELWH}	Chip Selection to End of Write	35	-	40	-	50	-	ns
T _{AVWH}	Address Valid to End of Write	35	-	40	-	50	-	ns
T _{AVWL}	Address Set Up Time	0	-	0	-	0	-	ns
T _{wlwh}	Write Pulse Width	28	-	30	-	35	-	ns
T _{WHAV}	Write Recovery Time	0	-	0	-	0	-	ns
T _{WLQZ} (5,6)	Wnte to Output in High Z	0	20	0	20	0	20	ns
T _{DVWH}	Data to Write Time Overlap		-	20	-	25	-	ns
T _{WHDX}	Data Hold from Write		-	0	-	0	-	ns
T _{WHQX} (5,6)	Output Active from End to Write	0	20	0	20	0	20	ns

Figure 7: Write Cycle AC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
C _{IN}	Input Capacitance	V ₁ = 0V	-	3	5	pF
C _{OUT}	Output Capacitance	V _{I/O} = 0V	-	5	7	pF

Note: $T_A = 25$ °C and f = 1MHz. Data obtained by characterisation or analysis; not routinely measured.

Figure 8: Capacitance

Parameter	Conditions
Basic Functionality	$V_{DD} = 4.5V - 5.5V$, FREQ = 1MHz
	$V_{IL} = V_{SS}, V_{IH} = V_{DD}, V_{OL}$ 1.5V, V_{OH} 1.5V
	TEMP = -55°C to +125°C, GPS PATTERN SET
	GROUP A SUBGROUPS 7, 8A, 8B

Figure 9: Functionality

Subgroup	Definition
1	Static characteristics specified in Tables 4 and 5 at +25°C
2	Static characteristics specified in Tables 4 and 5 at +125°C
3	Static characteristics specified in Tables 4 and 5 at -55°C
7	Functional characteristics specified in Table 9 at +25°C
8A	Functional characteristics specified in Table 9 at +125°C
8B	Functional characteristics specified in Table 9 at -55°C
9	Switching characteristics specified in Tables 6 and 7 at +25°C
10	Switching characteristics specified in Tables 6 and 7 at +125°C
11	Switching characteristics specified in Tables 6 and 7 at -55°C

Figure 10: Definition of Subgroups

TIMING DIAGRAMS




Figure 11: Read Cycle 1






Figure 12: Read Cycle 2





- 1. $\underline{\text{WE}}$ must be high during all address transitions.
- 2. A write occurs during the overlap (T_{WLWH}) of a low \underline{CS} and a low \underline{WE} .
- 3. T_{WHAV} is measured from either \underline{CS} or \underline{WE} going high, whichever is the earlier, to the end of the write cycle.
- 4. If the \underline{CS} low transition occurs simultaneously with, or after, the \underline{WE} low transition, the output remains in the high impedance state.
- 5. DATA OUT is the write data of the current cycle, if selected.
- 6. DATA OUT is the read data of the next address, if selected.


Figure 13: Write Cycle


TYPICAL PERFORMANCE CHARACTERISTICS MAx9187x60


















































PIN ASSIGNMENTS




Figure 14: 24 Lead Ceramic DIL (Solder Seal) - Package Style C




Figure 15: 24 Lead Ceramic Flatpack (Solder Seal) - Package Style B




Figure 16: 24 Lead Ceramic Flatpack (Solder Seal) - Package Style F




Figure 17: 24 Lead Ceramic Flatpack (Solder Seal) - Package Style Y

OUTLINES Dimensions are shown in mm (in)





Figure 18: 24 Lead Ceramic DIL (Solder Seal) - Package Style C



Function	Pin N	umber	Via	Static 1	Static 2	Dynamic	Radiation
	Pkg. Opt.	Pkg. Opt.					
A0	1	2	R1	OV	6v	F2	5V
A1	2	3	R1	OV	6v	F3	5V
A2	3	4	R1	OV	6v	F4	5V
A3	4	5	R1	OV	6v	F5	5V
A4	5	6	R1	0V	6v	F6	5V
A5	6	7	R1	٥V	6v	F7	5V
A6	7	8	R1	0V	6v	F8	5V
A7	8	9	R1	0V	6v	F9	5V
DOUT	10	10	R2	0V	6v	3V	5V
WEB	11	11	R1	0V	6v	F0	5V
VSS	12	12	Direct	OV	0V	OV	0V
CSB	13	14	R1	0V	6v	F18	5V
DIN	14	15	R1	٥V	6v	F1	5V
A8	15	16	R1	٥V	6v	F10	5V
A9	16	17	R1	0V	6v	F11	5V
A10	17	18	R1	0V	6v	F12	5V
A11	18	19	R1	0V	6v	F13	5V
A12	19	20	R1	0V	6v	F14	5V
A13	20	21	R1	0V	6v	F15	5V
A14	21	22	R1	0V	6v	F16	5V
A15	22	23	R1	0V	6v	F17	5V
VDD	24	24	Direct	6v	6v	6v	5V

^{1.} Static 1, Static 2 and Dynamic: R1=1k2, R2=330 2. Radiation: R1 =10k, R2=10k 3. F0=100kHz, F1=F0/2, F2=F0/4, F3=F0/8 etc.

Figure 20: Burnin and Radiation Configuration

RADIATION TOLERANCE

Total Dose Radiation Testing

For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.

GEC Plessey Semiconductors can provide radiation testing compliant with MIL-STD-883 test method 1019, Ionizing Radiation (Total Dose).

Total Dose (Function to specification)*	1x10 ⁵ Rad(Si)
Transient Upset (Stored data loss)	5x10 ¹⁰ Rad(Si)/sec
Transient Upset (Survivability)	>1x10 ¹² Rad(Si)/sec
Neutron Hardness (Function to specification)	>1x10 ¹⁵ n/cm ²
Single Event Upset**	4.3x10 ⁻¹¹ Errors/bit day
Latch Up	Not possible

^{*} Other total dose radiation levels available on request

Figure 21: Radiation Hardness Parameters

SINGLE EVENT UPSET CHARACTERISTICS





Figure 22: Typical Per-Bit Upset Cross-Section v Ion LET

^{**} Worst case galactic cosmic ray upset - interplanetary/high altitude orbit

ORDERING INFORMATION





HEADQUARTERS OPERATIONS

GEC PLESSEY SEMICONDUCTORS

Cheney Manor, Swindon, Wiltshire, SN2 2QW, United Kingdom.

Tel: (01793) 518000

Fax: (01793) 518411

GEC PLESSEY SEMICONDUCTORS

P.O. Box 660017,

1500 Green Hills Road, Scotts Valley, California 95067-0017, United States of America.

Tel: (408) 438 2900 Fax: (408) 438 5576

CUSTOMER SERVICE CENTRES

- FRANCE & BENELUX Les Ulis Cedex Tel: (1) 64 46 23 45 Fax: (1) 64 46 06 07
- GERMANY Munich Tel: (089) 3609 06-0 Fax: (089) 3609 06-55
- ITALY Milan Tel: (02) 66040867 Fax: (02) 66040993
- JAPAN Tokyo Tel: (03) 5276-5501 Fax: (03) 5276-5510
- NORTH AMERICA Scotts Valley, USA Tel: (408) 438 2900 Fax: (408) 438 7023
- SOUTH EAST ASIA Singapore Tel: (65) 3827708 Fax: (65) 3828872
- SWEDEN Stockholm Tel: 46 8 702 97 70 Fax: 46 8 640 47 36
- TAIWAN, ROC Taipei Tel: 886 2 5461260 Fax: 886 2 7190260
- UK, EIRE, DENMARK, FINLAND & NORWAY Swindon, UK Tel: (01793) 518527/518566
 Fax: (01793) 518582

These are supported by Agents and Distributors in major countries world-wide.

© GEC Plessey Semiconductors 1995 Publication No. DS3480-3.2 April 1995

TECHNICAL DOCUMENTATION - NOT FOR RESALE. PRINTED IN UNITED KINGDOM.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.