

# MA818

## THREE-PHASE PULSE WIDTH MODULATION WAVEFORM GENERATOR

The MA818 PWM generator has been designed to provide waveforms for the control of variable speed AC machines, uninterruptible power supplies and other forms of power electronic devices which require pulse width modulation as a means of efficient power control.

GEC PLESSEY

MICONDUCTORS

The six TTL level PWM outputs (Fig. 2) control the six switches in a three-phase inverter bridge. This is usually via an external isolation and amplification stage.

Rotational frequency is defined to 12 bits for high accuracy and a zero setting is included in order to implement DC injection braking with no software overhead. Any power waveform can be implemented as this is user-defined in an external PROM/ EPROM. For users requiring an on-chip pre-programmed waveform, the functionally identical MA828 is recommended.

Information contained within the pulse width modulated sequences controls the shape, power frequency, amplitude, and rotational direction (as defined by the red-yellow-blue phase sequence) of the output waveform. Parameters such as the carrier frequency, minimum pulse width, and pulse delay time may be defined during the initialisation of the device. The pulse delay time (underlap) controls the delay between turning on and off the two power switches in each output phase of the inverter bridge, in order to accommodate variations in the turn-on and turn-off times of families of power devices.

The MA818 is easily controlled by a microprocessor and its fully-digital generation of PWM waveforms gives unprecedented accuracy and temperature stability. Precision pulse shaping capability allows optimum efficiency with any power circuitry. The device operates as a stand-alone microprocessor peripheral, reading the power waveform directly from a PROM/EPROM and requiring microprocessor intervention only when operating parameters need to be changed.

An 8-bit multiplexed data bus is used to receive addresses and data from the microprocessor/controller. This is a standard MOTEL<sup>™</sup> bus, compatible with most microprocessors/controllers.

The MA818 is fabricated in CMOS for low power consumption.

## FEATURES

- Fully Digital Operation
- Interfaces with Most Microprocessors
- Wide Power-Frequency Range
- Carrier Frequency Selectable up to 24kHz
- Waveform Stored in External PROM/EPROM
- Double Edged Regular Sampling
- Selectable Minimum Pulse Width and Underlap Time
- DC Injection Braking

#### ORDERING INFORMATION

MA818PLABA (Commercial, Plastic DIL) MA818PLABD (Industrial, Plastic DIL) MA818LLABA (Commercial, Plastic Quad J-Lead) MA818LLABD (Industrial, Plastic Quad J-Lead)

MOTEL is a registered Trademark of Intel Corp. and Motorola Corp.

AD<sub>0</sub> 40 0,000 ADI ≫[]∧<sub>10</sub> ≊D∧₀ AD<sub>2</sub> s:D∧s ADs: з∎]∧7 AD4 ٨Ds 35 016 AD6 34 D۸s AD<sub>7</sub> 33 D۸e WR\* (RW4) ⊒D∧: MA818 RD\*(DS+) 31 🛛 🗛 ALE\*(AS†) ⊒0∆1 RST 2010 CLK z 000 <u>cs</u>  $\mathbf{T}$ Пря TFIP 24 0 02 ZPP 25]0⊗ RPHB 24 DISET TRIP YPHB 23 Вернт 22 уент BPHB 21 врнт **DP40** = Intel bus format † = Motorola bus format 22222 ŝ ADs [ AD6 [ ⊒۸₅ AD7 [ <sup>ଭଳ•</sup> በዓ<sup>3</sup>ም) [ ⊐۸≋ RD\*(DS+)[  $\exists \Lambda_2$ 1A818 NC [ **INC** ALE\*(AS†) [] 7.64 82 BST D 14 D٨٥ сик 🗆 15 纳 ╘╹° टड 🗆 16 001 TRIP ш PHB[ RPHT ŝ PHT VPHT / ő SET 44

Fig. 1 Pin connections - top view (not to scale)

## **PIN DESCRIPTIONS**

| Pin.no.<br>DC/DG/DP40 | Pin.no.<br>HP44 | Name                                      | Туре | Function  |
|-----------------------|-----------------|---|------|---|
| 1                     | 2               | AD <sub>0</sub>                           | _    | Multiplexed Address/Data (LSB)  |
| 2                     | 3               | AD <sub>1</sub>                           | Ι    | Multiplexed Address/Data  |
| 3                     | 4               | AD <sub>2</sub>                           | I    | Multiplexed Address/Data  |
| 4                     | 5               | AD <sub>3</sub>                           | I    | Multiplexed Address/Data  |
| 5                     | 6               | AD <sub>4</sub>                           | I    | Multiplexed Address/Data  |
| 6                     | 7               | AD <sub>5</sub>                           | Ι    | Multiplexed Address/Data  |
| 7                     | 8               | AD <sub>6</sub>                           | Ι    | Multiplexed Address/Data  |
| 8                     | 9               | AD <sub>7</sub>                           |      | Multiplexed Address/Data(MSB)   |
| 9                     | 10              | Intel: <u>WR</u><br>Motorola: R/ <u>W</u> | Ι    | Intel bus control: <u>Write</u> Strobe<br>Motorola bus control: Read/ <u>Write</u> select |
| 10                    | 11              | Intel: <u>RD</u><br>Motorola: DS          | Ι    | Intel bus control: <u>Read</u> Strobe<br>Motorola bus control: Data Strobe                |
| 11                    | 13              | Intel: ALE<br>Motorola: AS                | I    | Intel bus control: Address Latch Enable<br>Motorola bus control: Address Strobe           |
| 12                    | 14              | <u>RST</u>                                | I    | Reset internal counters, active low   |
| 13                    | 15              | CLK                                       |      | Clock input   |
| 14                    | 16              | <u>CS</u>                                 |      | Chip Select input, active low   |
| 15                    | 17              | TRIP                                      | 0    | Output trip status; low = output tripped  |
| 16                    | 18              | ZPP                                       | 0    | Zero Phase Pulse  |
| 17                    | 19              | RPHB                                      | 0    | Red Phase, Bottom power switch  |
| 18                    | 20              | YPHB                                      | 0    | Yellow Phase, Bottom power switch   |
| 19                    | 21              | BPHB                                      | 0    | Blue Phase, Bottom power switch   |
| 20                    | 22              | V <sub>SS</sub>                           | Р    | Negative power supply (0V)  |
| 21                    | 24              | BPHT                                      | 0    | Blue Phase, Top power switch  |
| 22                    | 25              | YPHT                                      | 0    | Yellow Phase, Top power switch  |
| 23                    | 26              | RPHT                                      | 0    | Red Phase, Top power switch   |
| 24                    | 27              | SET TRIP                                  | Ι    | Set output trip. 90k internal pull-up resistor  |
| 25                    | 28              | $D_3$                                     | I    | Eprom Data (LSB)  |
| 26                    | 29              | D <sub>2</sub>                            | Ι    | Eprom Data  |
| 27                    | 30              | D <sub>1</sub>                            | Ι    | Eprom Data  |
| 28                    | 31              | D <sub>0</sub>                            | Ι    | Eprom Data (MSB)  |
| 29                    | 32              | A <sub>0</sub>                            | 0    | Eprom Address (LSB)   |
| 30                    | 33              | A <sub>1</sub>                            | 0    | Eprom Address   |
| 31                    | 35              | A <sub>2</sub>                            | 0    | Eprom Address   |
| 32                    | 36              | A <sub>3</sub>                            | 0    | Eprom Address   |
| 33                    | 37              | A <sub>4</sub>                            | 0    | Eprom Address   |
| 34                    | 38              | A <sub>5</sub>                            | 0    | Eprom Address   |
| 35                    | 39              | A <sub>6</sub>                            | 0    | Eprom Address   |
| 36                    | 40              | A <sub>7</sub>                            | 0    | Eprom Address   |
| 37                    | 41              | A <sub>8</sub>                            | 0    | Eprom Address   |
| 38                    | 42              | A <sub>9</sub>                            | 0    | Eprom Address   |
| 39                    | 43              | A <sub>10</sub>                           | 0    | Eprom Address (LSB)   |
| 40                    | 44              | V <sub>DD</sub>                           | Р    | Positive power supply   |




Fig. 2 MA818 internal block diagram

#### FUNCTIONAL DESCRIPTION

An asynchronous method of PWM generation is used with uniform or 'double-edged' regular sampling of the waveform stored in the PROM/EPROM as illustrated in Fig.3. The use of an external PROM/EPROM allows the user to define the optimum power waveform for the particular motor being used.

The triangle carrier wave frequency is selectable up to 24kHz (assuming the maximum clock frequency of 12.5MHz is used) enabling ultrasonic operation for noise critical applications. Power frequency ranges of up to 4kHz (with 12.5MHz clock) are possible, with the actual output frequency resolved to 12-bit accuracy within the chosen range in order to give precise motor speed control and smooth frequency changing. The output phase sequence of the PWM outputs can also be changed to allow both forward and reverse motor operation.

PWM output pulses can be 'tailored' to the inverter characteristics by defining the minimum allowable pulse width (the MA818 will delete all shorter pulses from the 'pure' PWM pulse train) and the pulse delay (underlap) time without the need for external circuitry. This gives cost advantages in both component savings and in allowing the same PWM circuitry to be used for control of a number of different motor drive circuits simply by changing the microprocessor software.

Power frequency amplitude control is also provided with an overmodulation option to assist in rapid motor braking.

An asynchronous trip input allows the PWM outputs to be shut down immediately, overriding the microprocessor control in the event of an emergency.


Other possible MA818 applications are as a 3-phase wave-

form generator as part of a switched-mode power supply (SMPS) or of an uninterruptible power supply (UPS). In such applications the high carrier frequency allows a very small switching transformer to be used.


#### MICROPROCESSOR INTERFACE

The MA818 interfaces to the controlling microprocessor by means of a multiplexed bus of the MOTEL format. This interface bus has the ability to adapt itself automatically to the format and timing of both MOTorola and IntEL interface buses (hence MOTEL). Internally, the detection circuitry latches the status of the DS/<u>RD</u> line when AS/ALE goes high. If the result is high. Then the Intel mode is used; if the result is low then the Motorola mode is used. This procedure is carried out each time that AS/ALE goes high. In practice this mode selection is transparent to the user. For bus connection and timing information refer to the description relevant to the microprocessor/controller being used.

Industry standard microprocessors such as the 8085, 8088, etc. and microcontrollers such as the 8051, 8052 and 6805 are all compatible with the interface on the MA818. This interface consists of 8 data lines,  $AD_0 - AD_7$  (write only in this instance), which are multiplexed to carry both the address and data information, 3 bus control lines, labelled <u>WR,RD</u> and ALE in Intel mode and R/<u>W</u>, DS and AS in Motorola mode, and a Chip Select input. <u>CS</u>, which allows the MA818 to share the same bus as other microprocessor peripherals. It should be noted that all bus timings are derived from the microprocessor and are independent of the MA818 clock input.







| Fig. 4 Intel bus | timing definitions |
|------------------|--------------------|
|------------------|--------------------|

| Parameter                              | Symbol          | Min. | Units |
|--|-----------------|------|-------|
| ALE high period                        | t <sub>1</sub>  | 70   | ns    |
| Delay time, ALE to WR                  | t <sub>2</sub>  | 40   | ns    |
| <u>WR</u> low period                   | t <sub>3</sub>  | 200  | ns    |
| Delay time, <u>WR</u> high to ALE high | t <sub>4</sub>  | 40   | ns    |
| <u>CS</u> setup time                   | t <sub>8</sub>  | 20   | ns    |
| <u>CS</u> hold time                    | t9              | 0    | ns    |
| Address setup time                     | t <sub>10</sub> | 30   | ns    |
| Address hold time                      | t <sub>15</sub> | 30   | ns    |
| Data setup time                        | t <sub>11</sub> | 100  | ns    |
| Data hold time                         | t <sub>12</sub> | 25   | ns    |

Table 1 Intel bus timings at  $V_{DD}$  = 5V,  $T_{AMB}$  = +25°C




Fig. 5 Motorola bus timing definitions

| Parameter                     | Symbol          | Min. | Units |
|-------------------------------|-----------------|------|-------|
| AS high period                | t <sub>1</sub>  | 90   | ns    |
| Delay time, as low to DS high | t <sub>2</sub>  | 40   | ns    |
| DS high period                | t <sub>3</sub>  | 210  | ns    |
| Delay time, DS low to AS high | t <sub>4</sub>  | 40   | ns    |
| DS low period                 | t <sub>5</sub>  | 200  | ns    |
| DS high to R/W low setup time | t <sub>6</sub>  | 10   | ns    |
| R/ <u>W</u> hold time         | t <sub>7</sub>  | 10   | ns    |
| <u>CS</u> setup time          | t <sub>8</sub>  | 20   | ns    |
| CS hold time                  | t9              | 0    | ns    |
| Address setup time            | t <sub>10</sub> | 30   | ns    |
| Address hold time             | t <sub>15</sub> | 30   | ns    |
| Write data setup time         | t <sub>11</sub> | 110  | ns    |
| Write data hold time          | t <sub>12</sub> | 30   | ns    |

Table 2 Motorola bus timings at  $V_{DD}$  = 5V,  $T_{AMB}$  = +25°C

#### MICROPROCESSOR BUS TIMING Intel Mode (Fig. 4 and Table 1)

The address is latched by the falling edge of ALE. Data is written from the bus into the MA818 on the rising edge of <u>WR</u>. <u>RD</u> is not used in this mode because the registers in the MA818 are write only. However, this pin must be connected to <u>RD</u> (or tied high) to enable the MA818 to select the correct interface format.

#### Motorola Mode (Fig. 5 and Table 2)

The address is latched on the falling edge of the AS line. Data is written from the bus into the MA818 (only when  $R/\underline{W}$  is low) on the falling edge of DS (providing <u>CS</u> is low).

#### CONTROLLLNG THE MA818

The MA818 is controlled by loading data into two 24-bit registers via the microprocessor interface. These registers are the initialisation register and the control register.

The initialisation register would normally be loaded before motor operation (i.e., prior to the PWM outputs being activated) and sets up the basic operating parameters associated with the motor and inverter. This data would not normally be updated during motor operation.

The control register is used to control the PWM outputs (and hence the motor) during operation e.g., stop/start, speed, for-ward/reverse etc. and would normally be loaded and changed only after the initialisation register has been loaded.

As the MOTEL bus interface is restricted to an 8-bit wide format, data to be loaded into either of the 24-bit register is first written to three 8-bit temporary registers R0, R1 and R2 before being transferred to the desired 24-bit register. The data is accepted (and acted upon) only when transferred to one of the 24-bit registers.

Transfer of data from the temporary registers to either the initialisation register or the control register is achieved by a write instruction to a dummy register. Writing to dummy register R3 results in data transfer from R0, R1 and R2 to the control register, while writing to dummy register R4 transfers data from R0, R1 and R2 to the initialisation register. It does not matter what data is written to the dummy registers R3 and R4 as they are not real registers. It is merely the write instruction to either of these registers which is acted upon in order to load the initialisation and control registers.

| AD <sub>2</sub> | $AD_1$ | $AD_0$ | Register | Comment                       |  |  |
|-----------------|--------|--------|----------|-------------------------------|--|--|
| 0               | 0      | 0      | R0       | Temporary register R0         |  |  |
| 0               | 0      | 1      | R1       | Temporary register R1         |  |  |
| 0               | 1      | 0      | R2       | Temporary register R2         |  |  |
| 0               | 1      | 1      | R3       | Transfers control data        |  |  |
| 1               | 0      | 0      | R4       | Transfers initialisation data |  |  |

Table 3 MA818 register addressing

#### Initialisation Register Function

The 24-bit initialisation register contains parameters which, under normal operation, will be defined during the power-up sequence. These parameters are particular to the drive circuitry used, and therefore changing these parameters during a PWM cycle is not recommended. Information in this register should only be modified while <u>RST</u> is active (i.e. low) so that the PWM outputs are inhibited (low) during the updating process.

The parameters set in the initialisation register are as follows: Carrier frequency

Low carrier frequencies reduce switching losses whereas high carrier frequencies increase waveform resolution and can allow ultrasonic operation.

#### Power frequency range

This sets the maximum power frequency that can be carried within the PWM output waveforms. This would normally be set to a value to prevent the motor system being operated outside its design parameters.

Pulse delay time ('underlap')

For each phase of the PWM cycle there are two control signals, one for the top switch connected to the positive inverter DC supply and one for the bottom switch connected to the negative inverter DC supply. In theory, the states of these two switches are always complementary. However, due to the finite and non-equal turn-on and turn- off times of power devices, it is desirable when changing the state of the output pair, to provide a short delay time during which both outputs are off in order to avoid a short circuit through the switching elements. Pulse deletion time

A pure PWM sequence produces pulses which can vary in width between 0% and 100% of the duty cycle. Therefore, in theory, pulse widths can become infinitesimally narrow. In practice this causes problems in the power switches due to storage effects and therefore a minimum pulse width time is required. All pulses shorter than the minimum specified are deleted. Counter reset

This facility allows the internal power frequency counter of the MA818 to be set to zero, disabling the normal frequency control and giving a 50% output duty cycle.

#### Initialisation Register Programming

The initialisation register data is loaded in 8-bit segments into the three 8-bit temporary registers R0-R2. When all the initialisation data has been loaded into these registers it is transferred into the 24-bit initialisation register by writing to the dummy register R4.




Fig. 6 Temporary register R1

Carrier frequency selection

The carrier frequency is a function of the externally applied clock frequency and a division ratio n, determined by the 3-bit CFS word set during initialisation. The values of n are selected as shown in Table 4.

| CFS word   | 101 | 100 | 011 | 010 | 001 | 000 |
|------------|-----|-----|-----|-----|-----|-----|
| Value of n | 32  | 16  | 8   | 4   | 2   | 1   |

Table 4 Values of clock division ratio n The carrier frequency,  $f_{CARR}$ , is then given by:

$$f_{CARR} = \frac{k}{512 \times n}$$

where k = clock frequency and n = 1, 2, 4, 8, 16 or 32 (as set by CFS)

Power frequency range selection

The power frequency range selected here defines the maximum limit of the power frequency. The operating power frequency is controlled by the 12-bit Power Frequency Select (PFS) word in the control register but may not exceed the value set here. The power frequency range is a function of the carrier waveform frequency ( $f_{CARR}$ ) and a multiplication factor m, determined by the 3-bit FRS word. The value of m is determined as shown in Table 5.

| FRS word   | 110 | 101 | 100 | 011 | 010 | 001 | 000 |
|------------|-----|-----|-----|-----|-----|-----|-----|
| Value of m | 64  | 32  | 16  | 8   | 4   | 2   | 1   |

Table 5 Values of carrier frequency multiplication factor m

The power frequency range,  $f_{\text{RANGE}},$  is then given by:

$$f_{RANGE} = \frac{I_{CARR}}{384} \times m$$

where  $f_{CARR}$  = carrier frequency and m = 1, 2, 4, 8, 16, 32 or 64 (as set by FRS).




Fig. 7 Temporary register R2

Pulse delay time

The pulse delay time affects all six PWM outputs by delaying the rising edges of each of the outputs by an equal amount.

The pulse delay time is a function of the carrier waveform frequency and pdy, defined by the 6-bit pulse delay time select word (PDY). The value of pdy is selected as shown in Table 6.

| PDY word     | 111111 | 111110 | etc | 000000 |
|--------------|--------|--------|-----|--------|
| Value of pdy | 1      | 2      | etc | 64     |
|              |        |        |     |        |

Table 6 Values of pdy

The pulse delay time, t<sub>pdy</sub>, is then given by:

$$t_{pdy} = \frac{pdy}{f_{CARR} \times 512}$$

where pdy = 1-64 (as set by PDY) and  $f_{CARR} =$  carrier frequency. Fig 8 shows the effect of the pulse delay circuit.

It should be noted that as the pulse delay circuit follows the pulse deletion circuit (see Fig. 2), the minimum pulse width seen at the PWM outputs will be shorter than the pulse deletion time set in the initialisation register. The actual shortest pulse generated is given by  $t_{pd} - t_{pdy}$ .




Fig. 8 Effect of pulse delay on PWM pulse train




Fig. 9 Temporary register R0

Pulse deletion time

To eliminate short pulses the true PWM pulse train is passed through a pulse deletion circuit. The pulse deletion circuit compares pulse widths with the pulse deletion time set in the initialisation register. If a pulse (either positive or negative) is greater than or equal in duration to the pulse deletion time, it is passed through unaltered, otherwise the pulse is deleted.

The pulse deletion time,  $t_{pd}$ , is a function of the carrier wave frequency and pdt, defined by the 7-bit pulse deletion time word (PDT). The value of pdt is selected as shown in Table 7.

| PDT word              | 1111111 | 1111110 | etc | 0000000 |  |  |
|-----------------------|---------|---------|-----|---------|--|--|
| Value of pdt          | 1       | 2       | etc | 128     |  |  |
| Table 7 Values of pdt |         |         |     |         |  |  |

The pulse deletion time,  $t_{pd}$ , is then given by:

$$t_{pd} = \frac{pdt}{f_{CARR} \times 512}$$

where pdt = 1-128 (as set by PDT) and  $f_{CARR}$  = carrier frequency. Fig. 10 shows the effect of pulse deletion on a pure PWM waveform.

Counter reset

When the CR bit is active (i.e., low) the internal power frequency phase counter is set to 0 degrees for the red phase. The power frequency is then set to 0Hz and cannot be changed via the normal frequency control.

#### **Control Register Function**

This 24-bit register contains the parameters that would normally be modified during PWM cycles in order to control the operation of the motor.

The parameters set in the control register are as follows: Power frequency (speed)

Allows the power frequency of the PWM outputs to be adjusted within the range specified in the initialisation register Forward/reverse

Allows the direction of rotation of the AC motor to be changed by changing the phase sequence of the PWM outputs.

Power frequency amplitude

By altering the widths of the PWM output pulses while maintaining their relative widths, the amplitude of the power waveform is effectively altered whilst maintaining the same power frequency.

Overmodulation

Allows the output waveform amplitude to be doubled so that a quasi-squarewave is produced. A combination of overmodulation and a lower power frequency can be used to achieve rapid braking in AC motors.

Output inhibit

Allows the outputs to be set to the low state while the PWM generation continues internally. Useful for temporarily inhibiting the outputs without having to to change other register contents.




Fig. 10 The effect of the pulse deletion circuit

**Control Register Programming** 

The control register should only be programmed once the initialisation register contains the basic operating parameters of the MA818.

As with the initialisation register, control register data is loaded into the three 8-bit temporary registers R0 - R2. When all the data has been loaded into these registers it is transferred into the 24-bit control register by writing to the dummy register R3. It is recommended that all three temporary registers are updated before writing to R3 in order to ensure that a conformal set of data is transferred to the control register for execution.




Fig. 12 Temporary register R1

#### Power frequency selection

The power frequency is selected as a proportion of the power frequency range (defined in the initialisation register) by the 12-bit power frequency select word, PFS, allowing the power frequency to be defined in 4096 equal steps. As the PFS word spans the two temporary registers R0 and R1 it is therefore essential, when changing the power frequency, that both these registers are updated before writing to R3.

The power frequency (f<sub>POWER</sub>) is given by:

$$f_{POWER} = \frac{f_{RANGE}}{4096} \times pfs$$

where pfs = decimal value of the 12-bit PFS word and  $f_{RANGE}$  = power frequency range set in the initialisation register.


Output inhibit selection


When active (i.e., low) the output inhibit bit INH sets all the PWM outputs to the off (low) state. No other internal operation of the device is affected. When the inhibit is released the PWM outputs continue immediately. Note that as the inhibit is asserted after the pulse deletion and pulse delay circuits, pulses shorter than the normal minimum pulse width may be produced initially. Overmodulation selection

The overmodulation bit OM is, in effect, the ninth bit (MSB) of the amplitude word. When active (i.e., high) the output waveform will be controlled in the 100% to 200% range by the amplitude word. The percentage amplitude control is now given by:

Overmodulated Amplitude =  $A_{POWER} \times 100\%$ 

where A<sub>POWER</sub> = the power amplitude





Forward/ reverse selection

The phase sequence of the three-phase PWM output waveforms is controlled by the Forward/Reverse bit F/R. The actual effect of changing this bit from 0 (forward) to 1 (reverse) is to reverse the power frequency phase counter from incrementing the phase angle to decrementing it. The required output waveforms are all continuous with time during a forward/reverse change.

In the forward mode the output phase sequence is redyellow-blue and in the reverse mode the sequence is blueyellow-red.




Fig.14 Temporary register R2

Amplitude selection

The power waveform amplitude is determined by scaling the amplitude of the waveform samples stored in the external PROM/EPROM by the value of the 8-bit amplitude select word (AMP).

The percentage amplitude control is given by:

Power Amplitude, 
$$A_{POWER} = \frac{A}{255} \times 100\%$$

where A = decimal value of AMP.

#### MA818 PROGRAMMING EXAMPLE

The following example assumes that a master clock of 12.288 MHz is used (12.288 MHz crystals are readily available). This clock frequency will allow a maximum carrier frequency of 24 kHz and a maximum power frequency of 4 kHz.

#### Initialisation Register Programming Example

A power waveform range of up to 250Hz is required with a carrier frequency of 6kHz, a pulse deletion time of 10µs and an underlap of 5µs.

1. Setting the carrier frequency

The carrier frequency should be set first as the power frequency, pulse deletion time and pulse delay time are all defined relative to the carrier frequency.

We must calculate the value of n that will give the required carrier frequency:

$$f_{CARR} = \frac{k}{512 \times n}$$

$$\Rightarrow n = \frac{k}{512 \times f_{CARR}} = \frac{12 \cdot 288 \times 10^6}{512 \times 6 \times 10^3} = 4$$

From Table 4, n = 4 corresponds to a 3-bit CFS word of 010 in temporary register R1.

2. Setting the power frequency range

We must calculate the value of m that will give the required power frequency:

$$f_{RANGE} = \frac{f_{CARR}}{384} \times m$$
  
$$\Rightarrow m = \frac{f_{RANGE} \times 384}{16 \quad f_{CARR}} = \frac{250 \times 384}{6 \times 10^3}$$

From Table 5, m = 16 corresponds to a 3-bit FRS word of 100 in temporary register R1.

3. Setting the pulse delay time

As the pulse delay time affects the actual minimum pulse width seen at the PWM outputs, it is sensible to set the pulse delay time before the pulse deletion time, so that the effect of the pulse delay time can be allowed for when setting the pulse deletion time.

We must calculate the value of pdy that will give the required pulse delay time:

$$t_{pdy} = \frac{pdy}{f_{CARR} \times 512}$$
  

$$\Rightarrow pdy = t_{pdy} \times f_{CARR} \times 512$$
  

$$= 5 \times 10^{-6} \times 6 \times 10^{3} \times 512 = 15.4$$

However, the value of pdy must be an integer. As the purpose of the pulse delay is to prevent 'shoot-through' (where both top and bottom arms of the inverter are on simultaneously), it is sensible to round the pulse delay time up to a higher, rather than a lower figure.

Thus, if we assign the value 16 to pdy this gives a delay time of  $5.2\mu$ s. From Table 6, pdy = 16 corresponds to a 6-bit PDY word of 110000 in temporary register R2.

4. Setting the pulse deletion time

In setting the pulse deletion time (i.e., the minimum pulse width) account must be taken of the pulse delay time, as the actual minimum pulse width seen at the PWM outputs is equal to t<sub>pd</sub>-t<sub>pdy</sub>

Therefore, the value of the pulse deletion time must, in this instance, be set 5-2µs longer than the minimum pulse length required

Minimum pulse length required = 
$$10\mu s$$
  
tPD to be set to  $10\mu s + 5.2\mu s = 15.2\mu s$ 

Now,

$$t_{pd} = \frac{pdt}{f_{CARR} \times 512}$$
  

$$\Rightarrow pdt = f_{pd} \times f_{CARR} \times 512$$
  

$$\Rightarrow 15.2 \times 10^{-6} \times 6 \times 10^{3} \times 512 = 46.7$$

Again, pdt must be an integer and so must be either rounded up or down - the choice of which will depend on the application. Assuming we choose in this case the value 46 for pdt, this gives a value of  $t_{\text{pd}}$ , of 15  $\mu s$  and an actual minimum pulse width of  $15-5 \cdot 2\mu s = 9.8\mu s$ . From Table 7, pdt = 46 corresponds to a value of PDT, the

7-bit word in temporary register R0 of 1010010.

The data which must be programmed into the three temporary registers R0, R1 and R2 (for transfer into the initialisation register) in order to achieve the parameters in the example given, is shown in Fig. 15.




Fig. 15

Control Register Programming Example

The control register would normally be updated many times while the motor is running, but just one example is given here. It is assumed that the initialisation register has already heen programmed with the parameters given in the previous example.

A power waveform of 100Hz is required with a PWM waveform amplitude of 80% of that stored in the EPROM. The phase sequence should be set to give forward motor rotation. The outputs should be enabled and no overmodulation is required. 1. Setting the power frequency

The power frequency,  $f_{POWER}$ , can be selected to 12-bit accuracy (i.e 4096 equal steps) from 0Hz to  $f_{RANGE}$  as defined in the initialisation register. In this case, with  $f_{RANGE} = 250$ Hz, the power frequency can be adjusted in increments of 0.06Hz.

$$f_{POWER} = \frac{f_{RANGE}}{4096} \times pfs$$
$$\Rightarrow pfs = \frac{f_{POWER} \times 4096}{f_{RANGE}} = \frac{100 \times 4096}{250} = 1638.4$$

We can only have pfs as an integer, so if we assign pfs = 1638 this gives  $f_{POWER}$  = 99.97 Hz.The 12-bit binary equivalent of this value gives a PFS word of 011001100110 in temporary registers R0 and R1.

2. Setting overmodulation, forward/reverse, output inhibit Overmodulation is not required therefore OM = 0.

Forward motor control is required (i.e., the phase sequence of the PWM outputs should be red-yellow-blue) therefore forward/reverse bit F/R = 0.

Output inhibit should be inactive (i e., the outputs should be active), therefore INH= 1.

These bits are all set in temporary register R1.

3. Setting the power waveform amplitude

 $A_{\text{POWER}} = \frac{A}{225} \times 100\%$  $\Rightarrow A = \frac{A_{\text{POWER}} \times 255}{100} = \frac{80 \times 255}{100} = 204$ 

The 8-bit binary equivalent of this value gives an AMP word of 11001100 in temporary register R2. The data which must be programmed into the three temporary registers R0, R1 and R2 (for transfer into the control register) in order to achieve the parameters in the example given, is shown in Fig. 16.




Fig. 16






Fig. 17 Typical MA818 programming routine

## HARDWARE INPUT/OUTPUT FUNCTIONS Set Output Trip (SET TRIP input)

The SET TRIP input is provided separately from the microprocessor interface in order to allow an external source to override the microprocessor and provide a rapid shutdown facility. For example, logic signals from overcurrent sensing circuitry or the microprocessor 'watchdog' might be used to activate this input.

When the SET TRIP input is taken to a logic high, the output trip latch is activated. This results in the <u>TRIP</u> output and the six PWM outputs being latched low immediately. This condition can only be cleared by applying a reset cycle to the <u>RST</u> input.

Because of the asynchronous nature of the SET TRIP input, it is important that when not in use it is tied low and isolated from potential sources of noise. On no account should this input be left floating.

#### Output Trip Status (TRIP output)

The  $\underline{\mathsf{TRIP}}$  output indicates the status of the output trip latch and is active low.

#### Reset (RST input)

The  $\underline{RST}$  input performs the following functions when activbe (low):

1. All PWM outputs are forced low (if not already low) thereby turning off the drive switches.

2. All internal counters are reset to zero (this corresponds to 0° for the red phase output).

3. The rising edge of <u>RST</u> reactivates the PWM outputs resetting the output trip and setting the <u>TRIP</u> output high – assuming that the SET TRIP input is inactive (i.e. low).

#### Zero Phase Pulse (ZPP output)

The ZPP output provides pulses at the same frequency as the power frequency with a 1:2 mark-space ratio. When in the forward mode of operation the falling edge of ZPP corresponds to 0° for the red phase PWM output. In the reverse mode, the rising edge of ZPP corresponds to 0° for the red phase PWM output.

#### Clock (CLK input)

The CLK input provides a timing reference used by the MA818 for all timings related to the PWM outputs. The microprocessor interface, however, derives all its timings from the microprocessor and therefore the microprocessor and the MA818 may be run either from the same or from different clocks.

#### **PWM WAVEFORM ASSIGNMENT**

The waveform amplitude data used to construct the PWM output sequences is read by the MA818 from an external  $2K \times 8$  PROM/EPROM. The use of an external PROM/EPROM allows the user to define the exact waveform required.

#### Waveform Definition

Good waveform resolution is achieved by storing 768 8-bit amplitude samples representing the positive 180° span of the waveform. It is assumed that the data is symmetrical about the 90° axis.

The MA818 constructs the full  $360^{\circ}$  waveform by assigning negative values to the same samples for the second half of the cycle. It uses these samples to calculate the three instantaneous amplitudes for all three phases. The 768 8- bit samples are linearly spaced over the  $0^{\circ}$  to  $180^{\circ}$  span, giving an angular resolution of approximately  $0.23^{\circ}$ 

| Waveform segment | Sample number |
|------------------|---------------|
| 0°- 60°          | 0 - 255       |
| 60·23°- 120°     | 256 - 511     |
| 120·23°- 179·77° | 512 - 767     |

| Table 8 180° of the 360° cycle is divided into 768 8-bit | t |
|--|---|
| samples  |   |




Fig. 18 180° sample of typical power waveform

#### WAVEFORM STORAGE

An industry standard  $2K \times 8$  PROM or EPROM (2716 or 27C16) is required for waveform storage. As less than half the memory capacity of the PROM/EPROM is needed to store the waveform, this is used to advantage in order to minimise the pin count of the MA818. Each 8-bit data word representing a sample of the waveform is stored as two 4-bit nibbles in the least significant nibble position of the 8-bit PROM/EPROM locations. Hence the most significant nibble is unused (and may therefore be left unprogrammed) so only 4 data lines (D<sub>0</sub> - D<sub>3</sub>) are required.

The 768 waveform samples are therefore stored as 1546 four-bit samples. Fig. 19 illustrates the method used for mapping the data into the PROM/EPROM. The least significant nibbles are stored sequentially from location  $O_H$  to  $300_H$ , and the most significant nibbles are stored from  $400_H$  to  $700_H$ . The MA818 reads the data by accessing the two 4-bit nibbles (using  $A_{10}$  to select the high and low nibble memory areas) and then concatenates them internally to form the 8-bit waveform sample byte.

The reading of data from the the PROM/EPROM is performed automatically by the MA818 without microprocessor intervention whenever the PWM generation is active.




Fig. 19 Waveform PROM/EPROM memory map

## ELECTRICAL CHARACTERISTICS

These characteristics are guaranteed over the following conditions (unless otherwise stated):  $V_{DD}$  = +5V±5%, T<sub>AMB</sub> = +25°C

## DC Characteristics

| Characteristic           | Cumple of                 | Value |      | Units | Conditions |                                      |  |
|--------------------------|---------------------------|-------|------|-------|------------|--------------------------------------|--|
| Characteristic           | Symbol                    | Min.  | Тур. | Max.  | UTIILS     | Conditions                           |  |
| Input high voltage       | V <sub>IH</sub>           | 2     |      |       | V          |                                      |  |
| Input low voltage        | V <sub>IL</sub>           |       |      | 0.8   | V          |                                      |  |
| Input leakage current    | I <sub>IN</sub>           |       |      | 10    | μA         | $V_{IN} = V_{SS} \text{ or } V_{DD}$ |  |
| Output high voltage      | V <sub>OH</sub>           | 4.0   | >4.5 |       | V          | $I_{OH} = -4mA$                      |  |
| Output low voltage       | V <sub>OL</sub>           |       | <0.2 | 0.4   | V          | I <sub>OL</sub> = 4mA                |  |
| Supply current (static)  | I <sub>DD (static)</sub>  |       |      | 100   | μA         | All outputs open circuit             |  |
| Supply current (dynamic) | I <sub>DD (dynamic)</sub> |       | <10  | 20    | mA         | f <sub>CLK</sub> = 10MHz             |  |
| Supply voltage           | V <sub>DD</sub>           | 4.75  | 5.0  | 7.5   | V          |                                      |  |

NOTE 1. The SET TRIP input has an internal pull-up resistor with an approximate value of 90k

#### AC Characteristics

| Characteristic                | Symbol            | Value |      |      | Units | Conditions               |
|-------------------------------|-------------------|-------|------|------|-------|--------------------------|
| Characteristic                |                   | Min.  | Тур. | Max. | Units | Conditions               |
| Clock frequency               | f <sub>CLK</sub>  |       |      | 12.5 | MHz   | M : S ratio = 1 : 1 ±20% |
| SET TRIP = 0 outputs tripped  | t <sub>TRIP</sub> |       | <1   | 3    | μs    |                          |
| <u>TRIP</u> = 0               |                   |       | <1   | 3    | μs    |                          |
| EPROM address to output delay | t <sub>ACC</sub>  |       |      | 450  | ns    |                          |

NOTE 2. For microprocessor interface timings, see Intel and Motorola bus timings (Tables 1 and 2).

## ABSOLUTE MAXIMUM RATINGS

| Supply voltage, V <sub>DD</sub>          | 10V                                     |
|--|---|
|  | $_{SS}$ – 0.3V to V <sub>DD</sub> +0.3V |
| Current through any I/O pin              | ±10mA                                   |
| Storage temperature                      | -65°C to +125°C                         |
| Operating temperature range (Commerci    | ial) 0°C to +70°C                       |
| Operating temperature range (Industrial) | -40°C to +85°C                          |

The temperature ranges quoted apply to all package types. Many package types are available and extended temperature ranges can be offered on some. Further information is available on request. Stresses above those listed in the Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.





Fig. 20 A typical MA818 application





This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.