

# 128 Kbit (8 Kbit x 16) SRAM WITH OUTPUT ENABLE


## **FEATURES SUMMARY**

- OPERATION VOLTAGE: 2.34V to 3.6V
- 8 Kbit x 16 SRAM
- EQUAL CYCLE and ACCESS TIMES: AS FAST AS 20ns
- TRI-STATE COMMON I/O
- TWO WRITE ENABLE PINS ALLOW WRITING TO UPPER AND LOWER BYTES

1 SO44 (MH)

Figure 1. 44-pin, Hatless SOIC Package

Figure 2. Logic Diagram



**Table 1. Signal Names** 

A0-A12	Address Inputs		
DQ0-DQ15	Data Input/Output		
CE	Chip Enable		
ŌĒ	Output Enable		
WE0	WRITE Enable DQ 0-7		
WE1	WRITE Enable DQ 8-15		
V <sub>CC</sub>	Supply Voltage		
V <sub>SS</sub>	Ground		
ТО	Time-Out Pin		

Note: TO Pin should be connected to V<sub>CC</sub>.

July 2002 1/14

# M616Z08

# **TABLE OF CONTENTS**

DESCRIPTION3
44-pin Connections (Figure 3.)
MAXIMUM RATING4
Absolute Maximum Ratings (Table 2.)
DC AND AC PARAMETERS5
DC and AC Measurement Conditions (Table 3.)
OPERATION
READ Mode. 6 Address Controlled, READ Mode AC Waveforms (Figure 5.) 6 Chip Enable or Output Enable Controlled, READ Mode AC Waveforms (Figure 6.) 7 READ Mode AC Characteristics (Table 6.) 7 WRITE Mode. 8 WRITE Enable Controlled, WRITE Mode AC Waveforms (Figure 7.) 8 Chip Enable Controlled, WRITE Mode AC Waveforms (Figure 8.) 8 WRITE Mode AC Characteristics (Table 7.) 9 "Operational" Mode 10 Noise Immunity 10 WE(0,1) States during Access (Table 8.) 10 Operating Modes (Table 9.) 10
PART NUMBERING
PACKAGE MECHANICAL INFORMATION
REVISION HISTORY


#### **DESCRIPTION**

The M616Z08 is a 128 Kbit (131,072 bit) CMOS SRAM, organized by 16 bits. The device features fully static operation requiring no external clocks or timing strobes, with equal address access and cycle times. It requires a single  $2.6V \pm 10\%$  or

 $3.3V \pm 10\%$  supply, and all inputs and outputs are TTL compatible.

The M616Z08 is available in a 44-lead SOIC package.

Figure 3. 44-pin Connections



Note: TO Pin should be connected to  $V_{\mbox{\footnotesize CC}}.$ 

#### **MAXIMUM RATING**

Stressing the device above the rating listed in the "Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is

not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter	Value	Unit
T <sub>A</sub>	Ambient Operating Temperature	-40 to 125	°C
T <sub>STG</sub> <sup>(1)</sup>	Storage Temperature	-65 to 150	°C
V <sub>IO</sub> <sup>(2,3)</sup>	Input or Output Voltage	-0.3 to V <sub>CC</sub> + 0.3	V
Vcc	Supply Voltage	-0.3 to 4.0	V
I <sub>O</sub> <sup>(4)</sup>	Output Current	10	mA
P <sub>D</sub>	Power Dissipation	270	mW

Note: 1. Reflow at peak temperature of 215°C to 225°C for < 60 seconds (total thermal budget not to exceed 180°C for between 90 and 120 seconds).

477

<sup>2.</sup> Up to a maximum operating  $V_{CC}$  of 3.6V only.

<sup>3.</sup>  $V_{IL}(min) = V_{SS} - 2.0V \text{ AC (pulse width } \le 10\% t_{AVAV}(min))$  $V_{IH}(max) = V_{CC} + 2.0V \text{ AC (pulse width } \le 10\% t_{AVAV}(min))$ 

<sup>4.</sup> One output at a time, not to exceed 1 second duration.

#### DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC Characteristic tables are derived from tests performed under the Measure-


ment Conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 3. DC and AC Measurement Conditions** 

Parameter	M616Z08
V <sub>CC</sub> Supply Voltage	2.34 to 3.0V or 3.0 to 3.6V
Ambient Operating Temperature	−40 to 125°C
Load Capacitance (C <sub>L</sub> )	50pF
Input Rise and Fall Times	≤5ns
Input Pulse Voltages	0 to 3V
Input and Output Timing Ref. Voltages	1.5V

Note: Output High Z is defined as the point where data is no longer driven.

Figure 4. AC Testing Load Circuit



**Table 4. Capacitance** 

Symbol	Parameter <sup>(1,2)</sup>	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance on all pins (except DQ)		10	pF
C <sub>OUT</sub> <sup>(3)</sup>	Output Capacitance		10	pF

Note: 1. Effective capacitance measured with power supply at 3.3V; sampled only, not 100% tested.

- 2. At 25°C; f = 1MHz.
- Outputs deselected.

**Table 5. DC Characteristics** 

Sym	Parameter	Test Condi	Test Condition <sup>(1)</sup>		Тур	Max	Unit
ILI	Input Leakage Current	0V ≤ VIN ≤ V <sub>CC</sub>	TO Pin <sup>(2)</sup>		65	125	μΑ
'LI	Input Leakage Current	0 2 111 2 000	All other inputs			±1	μΑ
I <sub>LO</sub>	Output Leakage Current	0V ≤ V <sub>OUT</sub> :	≤ V <sub>CC</sub>			±1	μΑ
I <sub>CC1</sub> <sup>(3)</sup>	Supply Current	V <sub>CC</sub> = 3.6V				75	mA
I <sub>CC3</sub> <sup>(4)</sup>	Supply Current (Standby) CMOS	$\frac{V_{CC} = 3.6V,}{CE} \ge V_{CC} - 0.2V, f = 0$				1	mA
V <sub>IL</sub>	Input Low Voltage			-0.3		0.3V <sub>CC</sub>	V
ViH	Input High Voltage			0.7V <sub>CC</sub>		V <sub>CC</sub> + 0.3	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1mA				0.2	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -1mA	2.34 to 3.0V	V <sub>CC</sub> -0.2V			
VOH	Output High Voltage	IOH – TITIA	3.0 to 3.6V	V <sub>CC</sub> -0.3V			V

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = -40 to 125°C; V<sub>CC</sub> = 3.0 to 3.6V or 2.34 to 3.0V (except where noted).


- Input leakage on TO Pin due to internal pull-down to Vss.
   Average AC current, Outputs open, cycling at t<sub>AVAV</sub> minimum.
- 4. All other Inputs at  $V_{IL} \le 0.2 V$  or  $V_{IH} \ge V_{CC} 0.2 V$ .

## **OPERATION READ Mode**

The M616Z08 is in the READ Mode whenever WRITE Enable (WE0 or WE1) is High with Output Enable (OE) Low, and Chip Enable (CE) is asserted. This provides access to data from sixteen of the 131,072 locations in the static memory array, specified by the 13 address inputs. Valid data will be available at the sixteen output pins within tayov

after the last stable address, providing OE is Low and CE is Low. If Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter (t<sub>ELQV</sub> or t<sub>GLQV</sub>) rather than the address. Data out may be indeterminate at t<sub>ELQX</sub> and t<sub>GLQX</sub>, but data lines will always be valid at tAVQV.

Figure 5. Address Controlled, READ Mode AC Waveforms



Note:  $\overline{CE} = Low, \overline{OE} = Low, \overline{WE(0,1)} = High.$ 

47/ 6/14




Figure 6. Chip Enable or Output Enable Controlled, READ Mode AC Waveforms

**Table 6. READ Mode AC Characteristics** 

			M61	6Z08			
Symbol	Parameter <sup>(1)</sup>	-20					
Syllibol	Parameter	2.34	to 3.0V	3.0 to	3.6V	_ Unit	
		Min	Max	Min	Max		
t <sub>AVAV</sub>	READ Cycle Time	36		20		ns	
t <sub>AVQV</sub>	Address Valid to Output Valid		36		20	ns	
t <sub>ELQV</sub>	Chip Enable Low to Output Valid		36		20	ns	
t <sub>GLQV</sub>	Output Enable Low to Output Valid		20		10	ns	
t <sub>ELQX</sub>	Chip Enable Low to Output Transition	0		0		ns	
t <sub>GLQX</sub>	Output Enable Low to Output Transition	0		0		ns	
t <sub>EHQZ</sub> (2)	Chip Enable High to Output Hi-Z		10		10	ns	
t <sub>GHQZ</sub> <sup>(2)</sup>	Output Enable High to Output Hi-Z		10		10	ns	
t <sub>AXQX</sub>	Address Transition to Output Transition	0		0		ns	

Note: 1. Valid for Ambient Operating Temperature:  $T_A = -40$  to 125°C (except where noted). 2.  $C_L = 5pF$ .

#### **WRITE Mode**

The M616Z08 is in the WRITE mode whenever the WE0 (low memory addresses) or WE1 (high memory addresses) and CE pins are low (see Table 8, page 10). Either the Chip Enable input (CE) or the WRITE Enable input (WE0 or WE1) must be deasserted during Address transitions for subsequent WRITE cycles. WRITE begins with the concurrence of Chip Enable being active with WE0 or WE1 low. Therefore, address setup time is referenced to WRITE Enable and Chip Enable as tAVWL and t<sub>AVEH</sub> respectively, and is determined by the latter occurring edge.

The WRITE cycle can be terminated by the earlier rising edge of CE, or WE0/WE1.

if the <u>Output</u> is <u>enabled</u> ( $\overline{CE} = Low$  and  $\overline{OE} = Low$ ), then WEO or WE1 will return the outputs to high impedance within t<sub>WLQZ</sub> of its falling edge. Care must be taken to avoid bus contention in this type of operation. Data input must be valid for town before the rising edge of WRITE Enable, or for tp-VEH before the rising edge of CE, whichever occurs first, and remain valid for t<sub>WHDX</sub> or t<sub>EHDX</sub>.

Note: When using MCP555 with TO Pin high, relaxed WRITE timing (CSNT = 1 in the chip select configuration register) should be selected.





Figure 7. WRITE Enable Controlled, WRITE Mode AC Waveforms

Figure 8. Chip Enable Controlled, WRITE Mode AC Waveforms



Note: 1. Output Enable  $(\overline{OE})$  = High.

2. If CE goes High with WEO or WE1 high, the output remains in a high-impedance state.

47/ 8/14

**Table 7. WRITE Mode AC Characteristics** 

			M61	6Z08			
Symbol	Parameter <sup>(1)</sup>		-20				
Symbol	Parameter	2.34 t	o 3.0V	3.0 to	3.6V	Unit	
		Min	Max	Min	Max		
t <sub>AVAV</sub>	WRITE Cycle Time	36		20		ns	
t <sub>AVWL</sub>	Address Valid to WRITE Enable Low	2		2		ns	
t <sub>AVWH</sub>	Address Valid to WRITE Enable High	34		18		ns	
taveh	Address Valid to Chip Enable High	34		18		ns	
t <sub>WLWH</sub>	WRITE Enable Pulse Width	25		11		ns	
t <sub>WHAX</sub>	WRITE Enable High to Address Transition	2		2		ns	
t <sub>WHDX</sub>	WRITE Enable High to Input Transition	2		2		ns	
t <sub>WHQX</sub> (3)	WRITE Enable High to Output Transition	0		0		ns	
t <sub>WLQZ</sub> (2,3)	WRITE Enable Low to Output Hi-Z		10		10	ns	
t <sub>AVEL</sub>	Address Valid to Chip Enable Low	2		2		ns	
tELEH	Chip Enable Low to Chip Enable High	25		11		ns	
t <sub>EHAX</sub>	Chip Enable High to Address Transition	2		2		ns	
t <sub>EHDX</sub>	Chip Enable High to Input Transition	2		2		ns	
t <sub>DVWH</sub>	Input Valid to WRITE Enable High	20		8		ns	
t <sub>DVEH</sub>	Input Valid to Chip Enable High	20		8		ns	

Note: 1. Valid for Ambient Operating Temperature: T<sub>A</sub> = -40 to 125°C (except where noted).

2. C<sub>L</sub> = 5pF

3. At any given temperature and voltage condition, t<sub>WLQZ</sub> is less than t<sub>WHQX</sub> for any given device.

### "Operational" Mode

The M616Z08 has a Chip Enable power down feature which invokes an automatic standby mode whenever Chip Enable is de-asserted (CE = High). An Output Enable (OE) signal provides a high speed tri-state control, allowing fast READ/WRITE cycles to be achieved with the common I/O data bus. Operational modes are determined by device control inputs WE0 or WE1 and CE as summarized in "Operating Modes" (see Table 8 and Table 9).

#### **Noise Immunity**

When designing with high speed memory, proper power trace layout and capacitive decoupling must be maintained to ensure proper system operation. Power and ground line inductance should be reduced by providing separate power planes. The impedance of the decoupling path from the power pin through the decoupling capacitor should also be kept to a minimum. Small decoupling capacitors (10nF) should be located as close to the device pins as possible to limit the high frequency noise. Larger capacitor values (10uF and 1uF) are recommended to reduce low frequency noise and should be placed next to the power entry point of the board. Proper line termination should also be employed to minimize signal reflection.

See Motorola Semiconductor Application Note AN2127/D for additional Electromagnetic Compatibility (EMC) system design guidelines.

Table 8. WE(0,1) States during Access

WRITE Enable Used during 16-bit Port Access				
WE0	WRITE Enable for DQ (0-7)			
WE1 WRITE Enable for DQ (8-15)				


**Table 9. Operating Modes** 

Operation	CE	OE	WE0	WE1	DQ0-DQ7	DQ8-15
Deselect	$V_{IH}$	X <sup>(1)</sup>	X <sup>(1)</sup>	X <sup>(1)</sup>	Hi-Z	Hi-Z
Word WRITE	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	Hi-Z	Hi-Z
Byte 0 WRITE	$V_{IL}$	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	Hi-Z	Hi-Z
Byte 1 WRITE	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Hi-Z	Hi-Z
Byte 0 WRITE, Byte 1 READ	$V_{IL}$	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	Hi-Z	Data
Byte 1 WRITE, Byte 0 READ	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	V <sub>IL</sub>	Data	Hi-Z
Word READ	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Data	Data

Note: 1. X = '1' or '0'

#### **PART NUMBERING**






blank = Tubes

TR = Tape & Reel

For a list of available options (e.g., Speed, Package) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you.

## PACKAGE MECHANICAL INFORMATION

Figure 9. SO44 - 44-Lead, Plastic, Hatless, Small Package Outline



Note: Drawing is not to scale.

Table 11. SO44 – 44-lead, Plastic, Hatless, Small Package Mechanical Data

Symph		mm			inches	
Symb	Min	Тур	Max	Min	Тур	Max
А			3.05			0.120
A1		0.05	0.36		0.002	0.014
A2		2.34	2.69		0.092	0.106
В		0.36	0.46		0.014	0.018
С		0.15	0.32		0.006	0.012
D		17.71	18.49		0.697	0.728
Е		8.23	8.89		0.324	0.350
е	0.81	-	_	0.032	_	-
Н		11.51	12.70		0.453	0.500
L		0.41	1.27		0.016	0.050
а		0°	8°		0°	8°
N		44			44	•
СР			0.10			0.004

## **REVISION HISTORY**

**Table 12. Document Revision History** 

Date	Rev. #	Revision Details
September 2001	1.0	First Issue
11/1901	2.0	Correction of Operating Modes text (Table 9); document status changed to "Data Sheet;" add text for Noise Immunity (page 10)
02/12/02	2.1	Add TO Pin (Figure 2, 3, Table 1); change WRITE Mode AC Characteristics (Table 7)
02/21/02	2.2	Changes for TO Pin (Table 5) and change characteristics (Table 6, 7)
05/13/02	2.3	Add reflow time and temperature footnote (Table 2)
07/22/02	2.4	Add "Hatless" to package description (Figure 1, 9 and Table 10, 11)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners.

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

www.st.com