

# 32 Mbit (2Mb x16, Boot Block) Flash Memory and 4 Mbit (256Kb x16) SRAM, Multiple Memory Product

PRELIMINARY DATA

#### **FEATURES SUMMARY**

- MULTIPLE MEMORY PRODUCT
- 32 Mbit (2Mb x 16), Boot Block, Flash Memory
- 4 Mbit (256Kb x 16) SRAM Memory
- SUPPLY VOLTAGE
  - $V_{DDF} = 2.7V \text{ to } 3.3V$
  - $-V_{DDS} = V_{DDQF} = 2.7V$  to 3.3V
  - V<sub>PPF</sub> = 12V for Fast Program (optional)
- ACCESS TIME: 70ns, 85ns
- LOW POWER CONSUMPTION
- ELECTRONIC SIGNATURE
  - Manufacturer Code: 20h
  - Top Device Code, M36W432TG: 88BAh
  - Bottom Device Code, M36W432BG: 88BBh


#### **FLASH MEMORY**

- MEMORY BLOCKS
  - Parameter Blocks (Top or Bottom Location)
  - Main Blocks
- PROGRAMMING TIME
  - 10µs typical
  - Double Word Programming Option
  - Quadruple Word Programming Option
- BLOCK LOCKING
  - All blocks locked at Power up
  - Any combination of blocks can be locked
  - WP<sub>F</sub> for Block Lock-Down
- AUTOMATIC STANDBY MODE
- PROGRAM and ERASE SUSPEND
- 100,000 PROGRAM/ERASE CYCLES per BLOCK
- COMMON FLASH INTERFACE
- SECURITY
  - 128 bit user programmable OTP cells
  - 64 bit unique device identifier

#### SRAM

- 4 Mbit (256Kb x 16)
- ACCESS TIME: 70ns
- LOW V<sub>DDS</sub> DATA RETENTION: 1.5V
- POWER DOWN FEATURES USING TWO CHIP ENABLE INPUTS

#### Figure 1. Package



November 2002 1/66

### **TABLE OF CONTENTS**

SUMMARY DESCRIPTION	
Figure 2. Logic Diagram	
Table 1. Signal Names	
Figure 3. LFBGA Connections (Top view through package)	
SIGNAL DESCRIPTION	
Address Inputs (A0-A17).	
Address Inputs (A18-A20)	
Data Input/Output (DQ0-DQ15)	
Flash Chip Enable (EF)	
Flash Output Enable (GF)	
Flash Write Enable (WF)	
Flash Write Protect (WPF)	
Flash Reset (RPF)	
SRAM Chip Enable (E1S, E2S)	
SRAM Write Enable (WS).	
SRAM Output Enable (GS)	
SRAM Upper Byte Enable (UBS)	
SRAM Lower Byte Enable (LBS)	
V <sub>DDF</sub> Supply Voltage (2.7V to 3.3V)	
V <sub>DDQF</sub> and V <sub>DDS</sub> Supply Voltage (2.7V to 3.3V)	
V <sub>PPF</sub> Program Supply Voltage	
V <sub>SSF</sub> and V <sub>SSS</sub> Ground	
FUNCTIONAL DESCRIPTION	
Figure 4. Functional Block Diagram	
Table 2. Main Operation Modes	
MAXIMUM RATING	
Table 3. Absolute Maximum Ratings	
DC AND AC PARAMETERS	
Table 4. Operating and AC Measurement Conditions	
Figure 5. AC Measurement I/O Waveform	
Figure 6. AC Measurement Load Circuit	
Table 5. Device Capacitance	
Table 6. DC Characteristics	
PACKAGE MECHANICAL	
Figure 7. Stacked LFBGA66 12x8mm, 8x8 ball array, 0.8mm pitch, Botto	om View Package Outline16
Table 7. Stacked LFBGA66 12x8mm, 8x8 ball array, 0.8mm pitch, Packa	
Figure 8. Stacked LFBGA66 Daisy Chain - Package Connections (Top v	_
Figure 9. Stacked LFBGA66 Daisv Chain - PCB Connections proposal (To	

DΛ	RT NUMBERING	10	
-			
	Table 8. Ordering Information Scheme		
	Table 9. Daisy Chain Ordering Scheme	. 19	
FL	ASH DEVICE	. 20	,
_			
	FLASH SUMMARY DESCRIPTION		
	Figure 10. Flash Block Addresses		
	Figure 11. Protection Register Memory Map		
	FLASH BUS OPERATIONS		
	Read	. 22	
	Write	. 22	
	Output Disable		
	Standby		
	Automatic Standby		
	Reset	. 22	
	FLASH COMMAND INTERFACE	. 23	,
	Read Memory Array Command	. 23	,
	Read Status Register Command		
	Read Electronic Signature Command	. 23	į
	Read CFI Query Command	. 23	į
	Block Erase Command	. 23	,
	Program Command	. 24	
	Double Word Program Command	. 24	
	Clear Status Register Command		
	Program/Erase Suspend Command		
	Program/Erase Resume Command		
	Protection Register Program Command		
	Block Lock Command		
	Block Unlock Command		
	Block Lock-Down Command		
	Table 10. Flash Command Codes		
	Table 12. Flash Read Electronic Signature		
	Table 14. Flash Read Protection Register and Lock Register		
	Table 15. Flash Program, Erase Times and Program/Erase Endurance Cycles		
	FLASH BLOCK LOCKING		
	Reading a Block's Lock Status		
	Locked State		
	Unlocked State		
	Lock-Down State		
	Locking Operations During Erase Suspend		
	Table 16. Flash Block Lock Status		
	Table 17. Flash Protection Status	. ას	1

FLASH STATUS REGISTER	. 31
Program/Erase Controller Status (Bit 7)	. 31
Erase Suspend Status (Bit 6)	. 31
Erase Status (Bit 5)	. 31
Program Status (Bit 4)	. 31
V <sub>PPF</sub> Status (Bit 3)	. 31
Program Suspend Status (Bit 2)	. 31
Block Protection Status (Bit 1)	. 32
Reserved (Bit 0)	. 32
Table 18. Flash Status Register Bits	. 32
Figure 12. Flash Read Mode AC Waveforms	. 33
Table 19. Flash Read AC Characteristics	. 33
Figure 13. Flash Write AC Waveforms, Write Enable Controlled	. 34
Table 20. Flash Write AC Characteristics, Write Enable Controlled	. 35
Figure 14. Flash Write AC Waveforms, Chip Enable Controlled	. 36
Table 21. Flash Write AC Characteristics, Chip Enable Controlled	. 37
Figure 15. Flash Power-Up and Reset AC Waveforms	. 38
Table 22. Flash Power-Up and Reset AC Characteristics	. 38
SRAM DEVICE	. 39
SRAM SUMMARY DESCRIPTION	. 39
Figure 16. SRAM Logic Diagram	. 39
SRAM OPERATIONS	40
Read	
Write	
Standby/Power-Down	
Data Retention	
Output Disable	
Figure 17. SRAM Read Mode AC Waveforms, Address Controlled	. 41
Figure 18. SRAM Read AC Waveforms, GS Controlled	
Figure 19. SRAM Standby AC Waveforms	
Table 23. SRAM Read AC Characteristics	. 42
Figure 20. SRAM Write AC Waveforms, WS Controlled	
Figure 21. SRAM Write AC Waveforms, E1S Controlled	. 44
Figure 22. SRAM Write AC Waveforms, WS Controlled with GS Low	. 45
Figure 23. SRAM Write Cycle Waveform, UBS and LBS Controlled, GS Low	. 45
Table 24. SRAM Write AC Characteristics	. 46
Figure 24. SRAM Low V <sub>DDS</sub> Data Retention AC Waveforms, E1 <sub>S</sub> or UB <sub>S</sub> / LB <sub>S</sub> Controlled .	. 47
Table 25. SRAM Low V <sub>DDS</sub> Data Retention Characteristic	. 47
APPENDIX A. FLASH BLOCK ADDRESS TABLES	. 48
Table 26. Top Boot Block Addresses, M36W432TG	. 48
Table 27 Pottom Boot Block Addresses M26W422PC	40


APPENDIX B. COMMON FLASH INTERFACE (CFI)	50
Table 28. Query Structure Overview	50
Table 29. CFI Query Identification String	50
Table 30. CFI Query System Interface Information	51
Table 31. Device Geometry Definition	52
Table 32. Primary Algorithm-Specific Extended Query Table	
Table 33. Security Code Area	54
APPENDIX C. FLASH FLOWCHARTS AND PSEUDO CODES	55
Figure 25. Flash Program Flowchart and Pseudo Code	55
Figure 26. Double Word Program Flowchart and Pseudo Code	56
Figure 28. Program Suspend & Resume Flowchart and Pseudo Code	
Figure 29. Erase Flowchart and Pseudo Code	
Figure 30. Erase Suspend & Resume Flowchart and Pseudo Code	
Figure 31. Locking Operations Flowchart and Pseudo Code	
APPENDIX D. FLASH COMMAND INTERFACE AND PROGRAM/ERASE CONTROLLER STA	TE. 63
Table 34. Write State Machine Current/Next, sheet 1 of 2	63
Table 35. Write State Machine Current/Next, sheet 2 of 2	
REVISION HISTORY	65
Table 36 Document Revision History	65

#### **SUMMARY DESCRIPTION**

The M36W432TG is a low voltage Multiple Memory Product which combines two memory devices; a 32 Mbit boot block Flash memory and a 4 Mbit SRAM. Recommended operating conditions do not allow both the Flash and SRAM devices to be active at the same time.

The memory is offered in a Stacked LFBGA66 (12x8mm, 8x8 active ball array, 0.8 mm pitch) package and is supplied with all the bits erased (set to '1').

Figure 2. Logic Diagram



**Table 1. Signal Names** 

Table 1. Signal Names								
A0-A17	Address Inputs common to the Flash and SRAM chips							
A18-A20	Address Inputs for Flash Chip only							
DQ0-DQ15	Data Input/Output							
V <sub>DDF</sub>	Flash Power Supply							
V <sub>DDQF</sub>	Flash Power Supply for I/O Buffers							
V <sub>PPF</sub>	Flash Optional Supply Voltage for Fast Program & Erase							
V <sub>SSF</sub>	Flash Ground							
V <sub>DDS</sub>	SRAM Power Supply							
V <sub>SSS</sub>	SRAM Ground							
NC	Not Connected Internally							
Flash control f	unctions							
Ē <sub>F</sub>	Chip Enable input							
$\overline{G}_{F}$	Output Enable input							
WF	Write Enable input							
RP <sub>F</sub>	Reset input							
WP <sub>F</sub>	Write Protect input							
SRAM control	functions							
E1 <sub>S</sub> , E2 <sub>S</sub>	Chip Enable inputs							
G <sub>S</sub>	Output Enable input							
$\overline{W}_S$	Write Enable input							
UBS	Upper Byte Enable input							
ŪB <sub>S</sub>	Lower Byte Enable input							




Figure 3. LFBGA Connections (Top view through package)

#### SIGNAL DESCRIPTION

See Figure 2 Logic Diagram and Table 1,Signal Names, for a brief overview of the signals connected to this device.

Address Inputs (A0-A17). Addresses A0-A17 are common inputs for the Flash and the SRAM components. The Address Inputs select the cells in the memory array to access during Bus Read operations. During Bus Write operations they control the commands sent to the Command Interface of the internal state machine. The Flash memory is accessed through the Chip Enable ( $\overline{\mathbb{E}}_F$ ) and Write Enable ( $\overline{\mathbb{W}}_F$ ) signals, while the SRAM is accessed through two Chip Enable signals ( $\overline{\mathbb{E}}1_S$  and  $\mathbb{E}2_S$ ) and the Write Enable signal ( $\overline{\mathbb{W}}_S$ ).

**Address Inputs (A18-A20).** Addresses A18-A20 are inputs for the Flash component only. The Flash memory is accessed through the Chip Enable ( $\overline{\mathbb{E}}_F$ ) and Write Enable ( $\overline{\mathbb{W}}_F$ ) signals

**Data Input/Output (DQ0-DQ15).** The Data I/O outputs the data stored at the selected address during a Bus Read operation or inputs a command or the data to be programmed during a Write Bus operation.

**Flash Chip Enable** ( $\overline{\mathbf{E}}_{F}$ ). The Chip Enable input activates the memory control logic, input buffers, decoders and sense amplifiers. When Chip Enable is at V<sub>IL</sub> and Reset is at V<sub>IH</sub> the device is in active mode. When Chip Enable is at V<sub>IH</sub> the memory is deselected, the outputs are high impedance and the power consumption is reduced to the stand-by level.

Flash Output Enable ( $\overline{G}_F$ ). The Output Enable controls data outputs during the Bus Read operation of the memory.

**Flash Write Enable (\overline{W}\_F).** The Write Enable controls the Bus Write operation of the Flash memory's Command Interface. The data and address inputs are latched on the <u>rising</u> edge of Chip Enable,  $\overline{E}_F$ , or Write Enable,  $\overline{W}_F$ , whichever occurs first.

**Flash Write Protect (WP<sub>F</sub>).** Write Protect is an input that gives an additional hardware protection for each block. When Write Protect is at V<sub>IL</sub>, the Lock-Down is enabled and the protection status of the block cannot be changed. When Write Protect is at V<sub>IH</sub>, the Lock-Down is disabled and the block can be locked or unlocked. (refer to Table 6, Read Protection Register and Protection Register Lock).

**Flash Reset** ( $\overline{\mathbf{RP_F}}$ ). The Reset input provides a hardware reset of the Flash memory. When Reset is at  $V_{IL}$ , the memory is in reset mode: the outputs are high impedance and the current consumption is minimized. After Reset all blocks are in the Locked state. When Reset is at  $V_{IH}$ , the device is in normal operation. Exiting reset mode the device enters read array mode, but a negative transition

of Chip Enable or a change of the address is required to ensure valid data outputs.

**SRAM Chip Enable (\overline{E1}\_S, E2s).** The Chip Enable inputs activate the SRAM memory control logic, input buffers and decoders.  $\overline{E1}_S$  at  $V_{IH}$  or  $E2_S$  at  $V_{IL}$  deselects the memory and reduces the power consumption to the standby level.  $\overline{E1}_S$  and  $E2_S$  can also be used to control writing to the SRAM memory array, while  $\overline{W}_S$  remains at  $V_{IL}$ . It is not allowed to set  $\overline{E_F}$  at  $V_{IL}$ ,  $\overline{E1}_S$  at  $V_{IL}$  and  $E2_S$  at  $V_{IH}$  at the same time.

**SRAM Write Enable (\overline{W}\_S).** The Write Enable input\_controls writing to the SRAM memory array.  $\overline{W}_S$  is active low.

**SRAM Output Enable (\overline{G}\_S).** The Output Enable gates the outputs through the data buffers during a read operation of the SRAM memory.  $\overline{G}_S$  is active low

**SRAM Upper Byte Enable (UBs).** The Upper Byte Enable enables the upper bytes for SRAM (DQ8-DQ15). UBs is active low.

**SRAM Lower Byte Enable (\overline{LB}\_S).** The Lower Byte Enable enables the lower bytes for SRAM (DQ0-DQ7).  $\overline{LB}_S$  is active low.

**V<sub>DDF</sub> Supply Voltage (2.7V to 3.3V).** V<sub>DDF</sub> provides the power supply to the internal core of the Flash Memory device. It is the main power supply for all operations (Read, Program and Erase).

V<sub>DDQF</sub> and V<sub>DDS</sub> Supply Voltage (2.7V to 3.3V).

 $V_{DDQF}$  provides the power supply for the Flash memory I/O pins and  $V_{DDS}$  provides the power supply for the SRAM control pins. This allows all Outputs to be powered independently of the Flash core power supply,  $V_{DDF}$ .  $V_{DDQF}$  can be tied to  $V_{DDS}$ .

**VPPF Program Supply Voltage.** VPPF is both a control input and a power supply pin for the Flash memory. The two functions are selected by the voltage range applied to the pin. The Supply Voltage VDDF and the Program Supply Voltage VPPF can be applied in any order.

If  $V_{PPF}$  is kept in a low voltage range (0V to 3.6V)  $V_{PPF}$  is seen as a control input. In this case a voltage lower than  $V_{PPLK}$  gives an absolute protection against program or erase, while  $V_{PPF} > V_{PP1}$  enables these functions (see Table 6, DC Characteristics for the relevant values).  $V_{PPF}$  is only sampled at the beginning of a program or erase; a change in its value after the operation has started does not have any effect on Program or Erase, however for Double or Quadruple Word Program the results are uncertain.

If V<sub>PPF</sub> is in the range 11.4V to 12.6V it acts as a power supply pin. In this condition V<sub>PPF</sub> must be

stable until the Program/Erase algorithm is completed (see Table 20 and 21).

 $V_{\rm SSF}$  and  $V_{\rm SSS}$  Ground.  $V_{\rm SSF}$  and  $V_{\rm SSS}$  are the ground references for all voltage measurements in the Flash and SRAM chips, respectively.


Note: Each device in a system should have  $V_{D-DF}$ ,  $V_{DDQF}$  and  $V_{PPF}$  decoupled with a 0.1 $\mu$ F capacitor close to the pin. See Figure 9, AC Measurement Load Circuit. The PCB trace widths should be sufficient to carry the required  $V_{PPF}$  program and erase currents.

#### **FUNCTIONAL DESCRIPTION**

The Flash and SRAM components have separate power supplies and grounds and are distinguished by three <u>chip</u> enable inputs:  $\overline{E}_F$  for the Flash memory and,  $\overline{E1}_S$  and  $E2_S$  for the SRAM.

Recommended operating conditions do not allow both the Flash and the SRAM to be in active mode at the same time. The most common example is simultaneous read operations on the Flash and the SRAM which would result in a data bus contention. Therefore it is recommended to put the SRAM in the high impedance state when reading the Flash and vice versa (see Table 2 Main Operation Modes for details).

Figure 4. Functional Block Diagram



**Table 2. Main Operation Modes** 

C	peration Mode	ĒF	G <sub>F</sub>	$\overline{W}_{F}$	$\overline{RP}_F$	WP <sub>F</sub>	V <sub>PPF</sub>	E1 <sub>S</sub>	E2 <sub>S</sub>	Gs	$\overline{W}_S$	<del>UB</del> s	LBs	DQ15-DQ8	DQ7-DQ0
	Read	VIL	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Don't care	SRAM must be disabled					Data Output		
λ	Write	VIL	V <sub>IH</sub>	VIL	V <sub>IH</sub>	Х	V <sub>DDF</sub> or V <sub>PPFH</sub>		SRAM must be disabled					Data I	nput
Flash Memory	Block Locking	VIL	Х	Х	V <sub>IH</sub>	V <sub>IL</sub>	Don't care		SRAM	/I mu	st be	disable	d	×	
lash	Standby	$V_{IH}$	Х	Χ	V <sub>IH</sub>	Х	Don't care	Α	ny SR	RAM r	node	is allow	red	Hi-	Z
ш	Reset	Х	Х	Χ	V <sub>IL</sub>	Х	Don't care	А	ny SR	RAM r	node	is allow	red	Hi-	Z
	Output Disable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Don't care	Α	ny SR	RAM r	node	is allow	red	Hi-Z	
	Read	Flash must be disabled					V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	$V_{\text{IH}}$	VIL	VIL	Data out W	ord Read	
	Read	Flash must be disabled					$V_{IL}$	V <sub>IH</sub>	VIL	$V_{\text{IH}}$	VIL	V <sub>IH</sub>	Data out	Hi-Z	
	Read	Flash must be disabled					$V_{IL}$	V <sub>IH</sub>	VIL	$V_{\text{IH}}$	V <sub>IH</sub>	VIL	Hi-Z	Data out	
	Write	Flash must be disabled					ed	$V_{IL}$	V <sub>IH</sub>	Х	$V_{IL}$	$V_{IL}$	$V_{IL}$	Data in Wo	ord Write
	Write	Flash must be disabled					ed	$V_{IL}$	V <sub>IH</sub>	Х	$V_{IL}$	$V_{IH}$	$V_{IL}$	Data in	Hi-Z
	Write	Flash must be disabled					ed	$V_{IL}$	V <sub>IH</sub>	Х	$V_{IL}$	VIL	V <sub>IH</sub>	Hi-Z	Data in
5	Standby/							V <sub>IH</sub>	VIL	Х	Χ	Х	Х	Hi-	Z
SRAM	Power Down	Any Flash mode is allowable					<i>r</i> able	Х	Х	Х	Х	VIH	V <sub>IH</sub>	Hi-Z	
0,	Data							V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	Х	Hi-	Z
	Retention		Any	Flash	mode	is allov	/able	Х	Х	Х	Χ	$V_{IH}$	V <sub>IH</sub>	Hi-	Z
	Output Disable	Any Flash mode is allowable				$V_{IL}$	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	$V_{IL}$	$V_{IL}$	Hi-	Z		
	Output Disable	Any Flash mode is allowable					vable	VIL	VIH	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	Hi-Z	
	Output Disable	Any Flash mode is allowable					vable	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Hi-	Z

Note: 1. X = Don't Care = V<sub>IL</sub> or V<sub>IH</sub>, V<sub>PPFH</sub> = 12V ± 5%.
2. If UBS and LBS are tied together the bus is at 16 bit. For an 8 bit bus configuration use UBS and LBS separately.

#### **MAXIMUM RATING**

Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not im-

plied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

**Table 3. Absolute Maximum Ratings** 

Symbol	Parameter	Valu	Unit	
Symbol	raiametei	Value           Min         Max           -40         85           -40         125           -55         150           -0.5         V <sub>DDQF</sub> +0.3           -0.6         3.8           -0.6         13	Oille	
T <sub>A</sub>	Ambient Operating Temperature (1)	-40	85	°C
T <sub>BIAS</sub>	Temperature Under Bias	-40	125	°C
T <sub>STG</sub>	Storage Temperature	<b>-</b> 55	150	°C
V <sub>IO</sub>	Input or Output Voltage	-0.5	V <sub>DDQF</sub> +0.3	V
V <sub>DDF</sub> , V <sub>DDQF</sub>	Flash Supply Voltage	-0.6	3.8	V
V <sub>PPF</sub>	Program Voltage	-0.6	13	V
V <sub>DDS</sub>	SRAM Supply Voltage	-0.5	3.8	V

Note: 1. Depends on range.

#### DC AND AC PARAMETERS


This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics Tables that follow, are derived from tests performed under the Measure-

ment Conditions summarized in Table 4, Operating and AC Measurement Conditions. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

**Table 4. Operating and AC Measurement Conditions** 


	SR	АМ	Flash N	Units	
Parameter	7	'0	70		
	Min	Max	Min	Max	
V <sub>DDF</sub> Supply Voltage	_	_	2.7	3.3	V
V <sub>DDQF</sub> = V <sub>DDS</sub> Supply Voltage	2.7	3.3	2.7	3.3	V
Ambient Operating Temperature	- 40	85	- 40	85	°C
Load Capacitance (C <sub>L</sub> )	3	30	5	50	
Input Rise and Fall Times		1V/ns		5ns	
Input Pulse Voltages	0 to \	0 to V <sub>DDQF</sub>		0 to V <sub>DDQF</sub>	
Input and Output Timing Ref. Voltages	V <sub>DD</sub>	<sub>QF</sub> /2	V <sub>DD</sub>	V	

Figure 5. AC Measurement I/O Waveform



Note:  $V_{DDQ}$  means  $V_{DDQF} = V_{DDS}$ 

Figure 6. AC Measurement Load Circuit



**Table 5. Device Capacitance** 

Symbol	Parameter	Test Condition	Тур	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V, f=1 MHz	12	12	pF
Соит	Output Capacitance	V <sub>OUT</sub> = 0V, f=1 MHz	20	15	pF

Note: Sampled only, not 100% tested.


**Table 6. DC Characteristics** 

Symbol	Parameter	Device	Test Condition	Min	Тур	Max	Unit
ILI	Input Leakage Current	Flash & SRAM	$0V \le V_{IN} \le V_{DDQF}$			±1	μA
		Flash	$0V \le V_{OUT} \le V_{DDQF}$			±10	μA
I <sub>LO</sub>	Output Leakage Current	SRAM	0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQF</sub> , SRAM Outputs Hi-Z			±1	μA
		Flash	$\overline{E}_F = V_{DDQF} \pm 0.2V$ $\overline{RP}_F = V_{DDQF} \pm 0.2V$		15	50	μA
I <sub>DDS</sub>	V <sub>DD</sub> Standby Current	SRAM	$\label{eq:bounds} \begin{split} \overline{E1}_S &\geq V_{DDS} - 0.2V \\ V_{IN} &\geq V_{DDS} - 0.2V \text{ or } V_{IN} \leq 0.2V \\ f &= fmax \text{ (A0-A17 and DQ0-DQ15 only)} \\ f &= 0 \text{ ($\overline{G}_S$, $\overline{W}_S$, $\overline{UB}_S$ and $\overline{LB}_S$)} \end{split}$		7	15	μА
			$\overline{E1}_S \ge V_{DDS} - 0.2V$ $V_{IN} \ge V_{DDS} - 0.2V \text{ or } V_{IN} \le 0.2V,$ $f = 0$		7	15	μА
I <sub>DDD</sub>	Supply Current (Reset)	Flash	$\overline{RP}_F = V_SSF \pm 0.2V$		15	50	μΑ
laa	Supply Current	SRAM	$f = fmax = 1/AVAV,$ $V_{IN} \le 0.2V, I_{OUT} = 0 \text{ mA}$		5.5	12	mA
I <sub>DD</sub>	Зирріу Сипені	SKAW	$f = 1MHz,$ $V_{IN} \le 0.2V, I_{OUT} = 0 \text{ mA}$		1.5	3	mA
I <sub>DDR</sub>	Supply Current (Read)	Flash	$\overline{E}_F = V_{IL}, \overline{G}_F = V_{IH}, f = 5MHz$		9	18	mA
I <sub>DDW</sub>	Supply Current (Program)	Flash	Program in progress V <sub>PPF</sub> = 12V ± 5%		5	10	mA
אטטי	Supply Current (Flogram)	1 14511	Program in progress VPPF = VDDF		10	20	mA
I <sub>DDE</sub>	Supply Current (Erase)	Flash	Erase in progress V <sub>PPF</sub> = 12V ± 5%		5	20	mA
IDDE	Supply Current (Elase)	гіазіі	Erase in progress V <sub>PPF</sub> = V <sub>DDF</sub>		10	20	mA
I <sub>DDWES</sub>	Supply Current (Program/Erase Suspend)	Flash	E <sub>F</sub> = V <sub>DDQF</sub> ± 0.2V, Erase suspended		15	50	μА
l	Program Current	Flash	V <sub>PPF</sub> ≤ V <sub>DDF</sub>		1	5	μA
I <sub>PPS</sub>	(Read or Standby)	гіазіі	V <sub>PPF</sub> > V <sub>DDF</sub>			400	μA
$I_{PPR}$	Program Current (Reset)	Flash	$\overline{RP}_F = V_{SSF} \pm 0.2V$		1	5	μA
lee	Program Current	Flash	Program in progress V <sub>PPF</sub> = 12V ± 5%		1	10	mA
I <sub>PPW</sub>	(Program)	гіабП	Program in progress V <sub>PPF</sub> = V <sub>DDF</sub>		1	5	μΑ
ln	Program Current (Erase)	Flash	Erase in progress V <sub>PPF</sub> = 12V ± 5%		3	10	mA
I <sub>PPE</sub>	r rogram current (crase)	гіабП	Erase in progress V <sub>PPF</sub> = V <sub>DDF</sub>		1	5	μA

Symbol	Parameter	Device	Test Condition	Min	Тур	Max	Unit
V <sub>IL</sub>	Input Low Voltage	Flash & SRAM	V <sub>DDQF</sub> = V <sub>DDS</sub> ≥ 2.7V	-0.3		0.8	V
V <sub>IH</sub>	Input High Voltage	Flash & SRAM	$V_{DDQF} = V_{DDS} \ge 2.7V$	0.7 V <sub>DDQF</sub>		V <sub>DDQF</sub> +0.3	V
V <sub>OL</sub>	Output Low Voltage	Flash and SRAM	$V_{DDQF} = V_{DDS} = V_{DD} min$ $I_{OL} = 100 \mu A$			0.1	V
VoH	Output High Voltage	Flash & SRAM	$V_{DDQF} = V_{DDS} = V_{DD} \text{ min}$ $I_{OH} = -100\mu\text{A}$	V <sub>DDQF</sub> -0.1			V
V <sub>PPL</sub>	Program Voltage (Program or Erase operations)	Flash		1.65		3.6	V
V <sub>PPH</sub>	Program Voltage (Program or Erase operations)	Flash		11.4		12.6	V
V <sub>PPLK</sub>	Program Voltage (Program and Erase lock- out)	Flash				1	V
V <sub>LKO</sub>	V <sub>DDF</sub> Supply Voltage (Program and Erase lock- out)	Flash				2	V

#### **PACKAGE MECHANICAL**

Figure 7. Stacked LFBGA66 12x8mm, 8x8 ball array, 0.8mm pitch, Bottom View Package Outline



Note: Drawing is not to scale.

Table 7. Stacked LFBGA66 12x8mm, 8x8 ball array, 0.8mm pitch, Package Mechanical Data

Cumbal		millimeters			inches	
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.400			0.0551
A1		0.300			0.0118	
A2			1.100			0.0433
b	0.400	0.300	0.500	0.0157	0.0118	0.0197
D	12.000	_	_	0.4724	_	-
D1	5.600	_	_	0.2205	_	-
D2	8.800	_	_	0.3465	_	_
ddd			0.100			0.0039
Е	8.000	_	_	0.3150	_	-
E1	5.600	_	_	0.2205	_	-
е	0.800	_	_	0.0315	_	_
FD	1.600	_	_	0.0630	_	_
FE	1.200	_	_	0.0472	_	_
SD	0.400	_	_	0.0157	_	-
SE	0.400	_	_	0.0157	_	_




Figure 8. Stacked LFBGA66 Daisy Chain - Package Connections (Top view through package)





Figure 9. Stacked LFBGA66 Daisy Chain - PCB Connections proposal (Top view through package)

#### **PART NUMBERING**






## Option

 $6 = -40 \text{ to } 85^{\circ}\text{C}$ 

T = Tape & Reel packing

Devices are shipped from the factory with the memory content bits erased to '1'.

#### **Table 9. Daisy Chain Ordering Scheme**



T = Tape & Reel Packing

For a list of available options (Speed, Package, etc.) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

#### **FLASH DEVICE**

The M36W432TG contains one 32 Mbit Flash memory. This section describes how to use the

Flash device and all signals refer to the Flash device.

#### FLASH SUMMARY DESCRIPTION

The Flash Memory is a 32 Mbit (2 Mbit x 16) device that can be erased electrically at block level and programmed in-system on a Word-by-Word basis. These operations can be performed using a single low voltage (2.7 to 3.6V) supply. V<sub>DDQF</sub> allows to drive the I/O pin down to 1.65V. An optional 12V V<sub>PPF</sub> power supply is provided to speed up customer programming.

The device features an asymmetrical blocked architecture with an array of 71 blocks: 8 Parameter Blocks of 4 KWords and 63 Main Blocks of 32 KWords. The M36W432TG has the Parameter Blocks at the top of the memory address space while the M36W432BG locates the Parameter Blocks starting from the bottom. The memory maps are shown in Figure 10, Block Addresses.

The Flash Memory features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency, enabling instant code and data protection. All blocks have three levels of protection. They can be locked and locked-down individually preventing any accidental programming or erasure. There is an additional hardware protection against program and erase. When  $V_{PPF} \leq V_{PPLK}$  all blocks are protected


against program or erase. All blocks are locked at Power Up.

Each block can be erased separately. Erase can be suspended in order to perform either read or program in any other block and then resumed. Program can be suspended to read data in any other block and then resumed. Each block can be programmed and erased over 100,000 cycles.

The device includes a Protection Register to increase the protection of a system design. The Protection Register is divided into two segments, the first is a 64 bit area which contains a unique device number written by ST, while the second is a 128 bit area, one-time-programmable by the user. The user programmable segment can be permanently protected. Figure 11, shows the Protection Register Memory Map.


Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/Erase Controller takes care of the timings necessary for program and erase operations. The end of a program or erase operation can be detected and any error conditions identified. The command set required to control the memory is consistent with JEDEC standards.

Figure 10. Flash Block Addresses



Note: Also see Appendix A, Tables 26 and 27 for a full listing of the Flash Block Addresses.

Figure 11. Protection Register Memory Map



Note: 1. Bit 2 of the Protection Register Lock must not be programmed to 0.

#### **FLASH BUS OPERATIONS**

There are six standard bus operations that control the device. These are Bus Read, Bus Write, Output Disable, Standby, Automatic Standby and Reset. See Table 2, Main Operation Modes, for a summary.

Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations.

**Read.** Read Bus operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface. Both Chip Enable and Output Enable must be at  $V_{IL}$  in order to perform a read operation. The Chip Enable input should be used to enable the device. Output Enable should be used to gate data onto the output. The data read depends on the previous command written to the memory (see Command Interface section). See Figure 12, Flash Read Mode AC Waveforms, and Table 19, Flash Read AC Characteristics, for details of when the output becomes valid.

Read mode is the default state of the device when exiting Reset or after power-up.

**Write.** Bus Write operations write Commands to the memory or latch Input Data to be programmed. A write operation is initiated when Chip Enable and Write Enable are at  $V_{IL}$  with Output Enable at  $V_{IH}$ . Commands, Input Data and Addresses are latched on the rising edge of Write Enable or Chip Enable, whichever occurs first.

See Figures 13 and 14, Flash Write AC Waveforms, and Tables 20 and 21, Write AC Characteristics, for details of the timing requirements.

**Output Disable.** The data outputs are high impedance when the Output Enable is at V<sub>IH</sub>.

**Standby.** Standby disables most of the internal circuitry allowing a substantial reduction of the current consumption. The memory is in stand-by when Chip Enable is at  $V_{IH}$  and the device is in read mode. The power consumption is reduced to the stand-by level and the outputs are set to high impedance, independently from the Output Enable or Write Enable inputs. If Chip Enable switches to  $V_{IH}$  during a program or erase operation, the device enters Standby mode when finished.

**Automatic Standby.** Automatic Standby provides a low power consumption state during Read mode. Following a read operation, the device enters Automatic Standby after 150ns of bus inactivity even if Chip Enable is Low,  $V_{IL}$ , and the supply current is reduced to  $I_{DD1}$ . The data Inputs/Outputs will still output data if a bus Read operation is in progress.

**Reset.** During Reset mode when Output Enable is Low,  $V_{IL}$ , the memory is deselected and the outputs are high impedance. The memory is in Reset mode when Reset is at  $V_{IL}$ . The power consumption is reduced to the Standby level, independently from the Chip Enable, Output Enable or Write Enable inputs. If Reset is pulled to  $V_{SSF}$  during a Program or Erase, this operation is aborted and the memory content is no longer valid.

#### FLASH COMMAND INTERFACE

All Bus Write operations to the memory are interpreted by the Command Interface. Commands consist of one or more sequential Bus Write operations. An internal Program/Erase Controller handles all timings and verifies the correct execution of the Program and Erase commands. The Program/Erase Controller provides a Status Register whose output may be read at any time during, to monitor the progress of the operation, or the Program/Erase states. See Table 10, Command Codes, for a summary of the commands and see Appendix 30, Table 34, Write State Machine Current/Next, for a summary of the Command Interface.

The Command Interface is reset to Read mode when power is first applied, when exiting from Reset or whenever  $V_{DDF}$  is lower than  $V_{LKO}$ . Command sequences must be followed exactly. Any invalid combination of commands will reset the device to Read mode. Refer to Table 11, Commands, in conjunction with the text descriptions below.

#### **Read Memory Array Command**

The Read command returns the memory to its Read mode. One Bus Write cycle is required to issue the Read Memory Array command and return the memory to Read mode. Subsequent read operations will read the addressed location and output the data. When a device Reset occurs, the memory defaults to Read mode.

#### **Read Status Register Command**

The Status Register indicates when a program or erase operation is complete and the success or failure of the operation itself. Issue a Read Status Register command to read the Status Register's contents. Subsequent Bus Read operations read the Status Register at any address, until another command is issued. See Table 18, Status Register Bits, for details on the definitions of the bits.

The Read Status Register command may be issued at any time, even during a Program/Erase operation. Any Read attempt during a Program/Erase operation will automatically output the content of the Status Register.

#### **Read Electronic Signature Command**

The Read Electronic Signature command reads the Manufacturer and Device Codes and the Block Locking Status, or the Protection Register.

The Read Electronic Signature command consists of one write cycle, a subsequent read will output the Manufacturer Code, the Device Code, the Block Lock and Lock-Down Status, or the Protection and Lock Register. See Tables 12, 13 and 14 for the valid address.

**Table 10. Flash Command Codes** 

Hex Code	Command
01h	Block Lock confirm
10h	Program
20h	Erase
2Fh	Block Lock-Down confirm
30h	Double Word Program
40h	Program
50h	Clear Status Register
55h	Reserved
56h	Quadruple Word Program
60h	Block Lock, Block Unlock, Block Lock- Down
70h	Read Status Register
90h	Read Electronic Signature
98h	Read CFI Query
B0h	Program/Erase Suspend
C0h	Protection Register Program
D0h	Program/Erase Resume, Block Unlock confirm
FFh	Read Memory Array

#### **Read CFI Query Command**

The Read Query Command is used to read data from the Common Flash Interface (CFI) Memory Area, allowing programming equipment or applications to automatically match their interface to the characteristics of the device. One Bus Write cycle is required to issue the Read Query Command. Once the command is issued subsequent Bus Read operations read from the Common Flash Interface Memory Area. See Appendix B, Common Flash Interface, Tables 28, 29, 30, 31, 32 and 33 for details on the information contained in the Common Flash Interface memory area.

#### **Block Erase Command**

The Block Erase command can be used to erase a block. It sets all the bits within the selected block to '1'. All previous data in the block is lost. If the block is protected then the Erase operation will abort, the data in the block will not be changed and the Status Register will output the error.

Two Bus Write cycles are required to issue the command.

■ The first bus cycle sets up the Erase command.

**77** 

The second latches the block address in the internal state machine and starts the Program/ Erase Controller.

If the second bus cycle is not Write Erase Confirm (D0h), Status Register bits b4 and b5 are set and the command aborts.

Erase aborts if Reset turns to  $V_{IL}$ . As data integrity cannot be guaranteed when the Erase operation is aborted, the block must be erased again.

During Erase operations the memory will accept the Read Status Register command and the Program/Erase Suspend command, all other commands will be ignored. Typical Erase times are given in Table 15, Program, Erase Times and Program/Erase Endurance Cycles.

See Appendix C, Figure 29, Erase Flowchart and Pseudo Code, for a suggested flowchart for using the Erase command.

#### **Program Command**

The memory array can be programmed word-byword. Two bus write cycles are required to issue the Program Command.

- The first bus cycle sets up the Program command.
- The second latches the Address and the Data to be written and starts the Program/Erase Controller.

During Program operations the memory will accept the Read Status Register command and the Program/Erase Suspend command. Typical Program times are given in Table 15, Program, Erase Times and Program/Erase Endurance Cycles.

Programming aborts if Reset goes to V<sub>IL</sub>. As data integrity cannot be guaranteed when the program operation is aborted, the block containing the memory location must be erased and reprogrammed.

See Appendix C, Figure 25, Program Flowchart and Pseudo Code, for the flowchart for using the Program command.

#### **Double Word Program Command**

This feature is offered to improve the programming throughput, writing a page of two adjacent words in parallel. The two words must differ only for the address A0. Programming should not be attempted when  $V_{\text{PPF}}$  is not at  $V_{\text{PPH}}$ .

Three bus write cycles are necessary to issue the Double Word Program command.

- The first bus cycle sets up the Double Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started. Programming aborts if Reset goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the block containing the memory location must be erased and reprogrammed.

See Appendix C, Figure 26, Double Word Program Flowchart and Pseudo Code, for the flowchart for using the Double Word Program command.

#### **Quadruple Word Program Command**

This feature is offered to improve the programming throughput, writing a page of four adjacent words in parallel. The four words must differ only for the addresses A0 and A1. Programming should not be attempted when VPPF is not at VPPH.

Five bus write cycles are necessary to issue the Quadruple Word Program command.

- The first bus cycle sets up the Quadruple Word Program Command.
- The second bus cycle latches the Address and the Data of the first word to be written.
- The third bus cycle latches the Address and the Data of the second word to be written.
- The fourth bus cycle latches the Address and the Data of the third word to be written.
- The fifth bus cycle latches the Address and the Data of the fourth word to be written and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started. Programming aborts if Reset goes to  $V_{IL}$ . As data integrity cannot be guaranteed when the program operation is aborted, the block containing the memory location must be erased and reprogrammed.

See Appendix C, Figure 27, Quadruple Word Program Flowchart and Pseudo Code, for the flow-chart for using the Quadruple Word Program command.

#### **Clear Status Register Command**

The Clear Status Register command can be used to reset bits 1, 3, 4 and 5 in the Status Register to '0'. One bus write cycle is required to issue the Clear Status Register command.

The bits in the Status Register do not automatically return to '0' when a new Program or Erase command is issued. The error bits in the Status Register should be cleared before attempting a new Program or Erase command.

#### Program/Erase Suspend Command

The Program/Erase Suspend command is used to pause a Program or Erase operation. One bus write cycle is required to issue the Program/Erase command and pause the Program/Erase controller.

**A** 

During Program/Erase Suspend the Command Interface will accept the Program/Erase Resume, Read Array, Read Status Register, Read Electronic Signature and Read CFI Query commands. Additionally, if the suspend operation was Erase then the Program, Double Word Program, Quadruple Word Program, Block Lock, Block Lock-Down or Protection Program commands will also be accepted. The block being erased may be protected by issuing the Block Protect, Block Lock or Protection Program commands. When the Program/ Erase Resume command is issued the operation will complete. Only the blocks not being erased may be read or programmed correctly.

During a Program/Erase Suspend, the device can be placed in a pseudo-standby mode by taking Chip Enable to  $V_{IH}$ . Program/Erase is aborted if Reset turns to  $V_{IL}$ .

See Appendix C, Figure 28, Program or Double Word Program Suspend & Resume Flowchart and Pseudo Code, and Figure 30, Erase Suspend & Resume Flowchart and Pseudo Code for flowcharts for using the Program/Erase Suspend command.

#### **Program/Erase Resume Command**

The Program/Erase Resume command can be used to restart the Program/Erase Controller after a Program/Erase Suspend operation has paused it. One Bus Write cycle is required to issue the command. Once the command is issued subsequent Bus Read operations read the Status Register.

See Appendix C, Figure 28, Program or Double Word Program Suspend & Resume Flowchart and Pseudo Code, and Figure 30, Erase Suspend & Resume Flowchart and Pseudo Code for flowcharts for using the Program/Erase Resume command

#### **Protection Register Program Command**

The Protection Register Program command is used to Program the 128 bit user One-Time-Programmable (OTP) segment of the Protection Register. The segment is programmed 16 bits at a time. When shipped all bits in the segment are set to '1'. The user can only program the bits to '0'.

Two write cycles are required to issue the Protection Register Program command.

- The first bus cycle sets up the Protection Register Program command.
- The second latches the Address and the Data to be written to the Protection Register and starts the Program/Erase Controller.

Read operations output the Status Register content after the programming has started.

The segment can be protected by programming bit 1 of the Protection Lock Register (see Figure 11,

Protection Register Memory Map). Attempting to program a previously protected Protection Register will result in a Status Register error. The protection of the Protection Register is not reversible. The Protection Register Program cannot be sus-

#### **Block Lock Command**

pended.

The Block Lock command is used to lock a block and prevent Program or Erase operations from changing the data in it. All blocks are locked at power-up or reset.

Two Bus Write cycles are required to issue the Block Lock command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Table. 17 shows the protection status after issuing a Block Lock command.

The Block Lock bits are volatile, once set they remain set until a hardware reset or power-down/power-up. They are cleared by a Blocks Unlock command. Refer to the section, Block Locking, for a detailed explanation.

#### **Block Unlock Command**

The Blocks Unlock command is used to unlock a block, allowing the block to be programmed or erased. Two Bus Write cycles are required to issue the Blocks Unlock command.

- The first bus cycle sets up the Block Unlock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Table. 17 shows the protection status after issuing a Block Unlock command. Refer to the section, Block Locking, for a detailed explanation.

#### **Block Lock-Down Command**

A locked block cannot be Programmed or Erased, or have its protection status changed when  $\overline{WP}_F$  is low,  $V_{IL}$ . When  $\overline{WP}_F$  is high,  $V_{IH}$ , the Lock-Down function is disabled and the locked blocks can be individually unlocked by the Block Unlock command.

Two Bus Write cycles are required to issue the Block Lock-Down command.

- The first bus cycle sets up the Block Lock command.
- The second Bus Write cycle latches the block address.

The lock status can be monitored for each block using the Read Electronic Signature command. Locked-Down blocks revert to the locked (and not locked-down) state when the device is reset on

power-down. Table. 17 shows the protection status after issuing a Block Lock-Down command. Refer to the section, Block Locking, for a detailed explanation.

**Table 11. Flash Commands** 

	s						В	us Wri	te Ope	eration	s					
Commands	Cycles	1:	st Cyc	cle	21	nd Cyc	cle	3r	d Cyc	le	41	h Cyc	le	51	h Cyc	le
	5	Op.	Add	Data	Op.	Add	Data	Op.	Add	Data	Op.	Add	Data	Op.	Add	Data
Read Memory Array	1+	Write	Х	FFh	Read	RA	RD									
Read Status Register	1+	Write	Х	70h	Read	Х	SRD									
Read Electronic Signature	1+	Write	Х	90h	Read	SA <sup>(2)</sup>	IDh									
Read CFI Query	1+	Write	Х	98h	Read	QA	QD									
Erase	2	Write	Х	20h	Write	ВА	D0h									
Program	2	Write	Х	40h or 10h	Write	PA	PD									
Double Word Program <sup>(3)</sup>	3	Write	х	30h	Write	PA1	PD1	Write	PA2	PD2						
Quadruple Word Program <sup>(4)</sup>	5	Write	Х	56h <sup>(6)</sup>	Write	PA1	PD1	Write	PA2	PD2	Write	PA3	PD3	Write	PA4	PD4
Clear Status Register	1	Write	Х	50h												
Program/Erase Suspend	1	Write	Х	B0h												
Program/Erase Resume	1	Write	Х	D0h												
Block Lock	2	Write	Х	60h	Write	ВА	01h									
Block Unlock	2	Write	Х	60h	Write	ВА	D0h									
Block Lock-Down	2	Write	Х	60h	Write	ВА	2Fh									
Protection Register Program	2	Write	Х	C0h	Write	PRA	PRD									

Note: 1. X = Don't Care, RA=Read Address, RD=Read Data, SRD=Status Register Data, ID=Identifier (Manufacture and Device Code), QA=Query Address, QD=Query Data, BA=Block Address, PA=Program Address, PD=Program Data, PRA=Protection Register Address, PRD=Protection Register Data.

- 2. The signature addresses are listed in Tables 12, 13 and 14.
- 3. Program Addresses 1 and 2 must be consecutive Addresses differing only for A0.
- 4. Program Addresses 1,2,3 and 4 must be consecutive Addresses differing only for A0 and A1.
- 5. 55h is reserved.
- 6. To be characterized.

**Table 12. Flash Read Electronic Signature** 

Code	Device	ĒF	G <sub>F</sub>	$\overline{W}_{F}$	Α0	<b>A</b> 1	A2-A7	A8-A20	DQ0-DQ7	DQ8-DQ15
Manufacture. Code		V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	0	Don't Care	20h	00h
Device Code	M36W432TG	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>IL</sub>	0	Don't Care	BAh	88h
Device Code	M36W432BG	VIL	VIL	VIH	VIH	VIL	0	Don't Care	BBh	88h

Note:  $\overline{RP} = V_{IH}$ .

Table 13. Flash Read Block Lock Signature

Block Status	ĒF	G <sub>F</sub>	WF	A0	<b>A</b> 1	A2-A7	A8-A11	A12-A20	DQ0	DQ1	DQ2-DQ15
Locked Block	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	0	Don't Care	Block Address	1	0	00h
Unlocked Block	VIL	VIL	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	0	Don't Care	Block Address	0	0	00h
Locked-Down Block	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	$V_{IL}$	V <sub>IH</sub>	0	Don't Care	Block Address	X <sup>(1)</sup>	1	00h

Note: 1. A Locked-Down Block can be locked "DQ0 = 1" or unlocked "DQ0 = 0"; see Block Locking section.

Table 14. Flash Read Protection Register and Lock Register

Word	E <sub>F</sub>	G <sub>F</sub>	W <sub>F</sub>	A0-A7	A8-A20	DQ0	DQ1	DQ2	DQ3-DQ7	DQ8-DQ15
Lock	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	80h	Don't Care	Don't Care	OTP Prot. data	Don't Care See note (1)	Don't Care	Don't Care
Unique ID 0	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	81h	Don't Care	ID data	ID data	ID data	ID data	ID data
Unique ID 1	$V_{IL}$	$V_{IL}$	V <sub>IH</sub>	82h	Don't Care	ID data	ID data	ID data	ID data	ID data
Unique ID 2	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	83h	Don't Care	ID data	ID data	ID data	ID data	ID data
Unique ID 3	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	84h	Don't Care	ID data	ID data	ID data	ID data	ID data
OTP 0	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	85h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 1	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	86h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 2	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	87h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 3	VIL	V <sub>IL</sub>	V <sub>IH</sub>	88h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 4	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	89h	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 5	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	8Ah	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 6	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	8Bh	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data
OTP 7	$V_{IL}$	V <sub>IL</sub>	V <sub>IH</sub>	8Ch	Don't Care	OTP data	OTP data	OTP data	OTP data	OTP data

Note: 1. DQ2 in the Protection Lock Register must not be programmed to 0.

Table 15. Flash Program, Erase Times and Program/Erase Endurance Cycles

Donomotor	Test Conditions		Flash Device		Unit
Parameter	rest Conditions	Min	Тур	Max	Unit
Word Program	V <sub>PPF</sub> = V <sub>DDF</sub>		10	200	μs
Double Word Program	V <sub>PPF</sub> = 12V ±5%		10	200	μs
Quadruple Word Program	V <sub>PPF</sub> = 12V ±5%		10	200	μs
Main Block Program	V <sub>PPF</sub> = 12V ±5%		0.16/0.08 (1)	5	s
Walif Block Flogram	V <sub>PPF</sub> = V <sub>DDF</sub>		0.32	5	S
Parameter Block Program	V <sub>PPF</sub> = 12V ±5%		0.02/0.01 (1)	4	s
Talameter block Flogram	V <sub>PPF</sub> = V <sub>DDF</sub>		0.04	4	S
Main Block Erase	V <sub>PPF</sub> = 12V ±5%		1	10	S
Main Block Erase	$V_{PPF} = V_{DD}V_{DDF}$		1	10	S
Parameter Block Erase	V <sub>PPF</sub> = 12V ±5%		0.4	10	S
rarameter block erase	V <sub>PPF</sub> = V <sub>DDF</sub>		0.4	10	s
Program/Erase Cycles (per Block)		100,000			cycles

Note: 1. Typical time to program a Main or Parameter Block using the Double Word Program and the Quadruple Word Program commands respectively.

#### FLASH BLOCK LOCKING

The M36W432TG features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection.

- Lock/Unlock this first level allows softwareonly control of block locking.
- Lock-Down this second level requires hardware interaction before locking can be changed.
- V<sub>PPF</sub> ≤ V<sub>PPLK</sub> the third level offers a complete hardware protection against program and erase on all blocks.

The protection status of each block can be set to Locked, Unlocked, and Lock-Down. Table 17, defines all of the possible protection states (WP<sub>F</sub>, DQ1, DQ0), and Appendix C, Figure 31, shows a flowchart for the locking operations.

#### Reading a Block's Lock Status

The lock status of every block can be read in the Read Electronic Signature mode of the device. To enter this mode write 90h to the device. Subsequent reads at the address specified in Table 13, will output the protection status of that block. The lock status is represented by DQ0 and DQ1. DQ0 indicates the Block Lock/Unlock status and is set by the Lock command and cleared by the Unlock command. It is also automatically set when entering Lock-Down. DQ1 indicates the Lock-Down status and is set by the Lock-Down command. It cannot be cleared by software, only by a hardware reset or power-down.

The following sections explain the operation of the locking system.

#### **Locked State**

The default status of all blocks on power-up or after a hardware reset is Locked (states (0,0,1) or (1,0,1)). Locked blocks are fully protected from any program or erase. Any program or erase operations attempted on a locked block will return an error in the Status Register. The Status of a Locked block can be changed to Unlocked or Lock-Down using the appropriate software commands. An Unlocked block can be Locked by issuing the Lock command.

#### **Unlocked State**

Unlocked blocks (states (0,0,0), (1,0,0) (1,1,0)), can be programmed or erased. All unlocked blocks return to the Locked state after a hardware reset or when the device is powered-down. The status of an unlocked block can be changed to Locked or Locked-Down using the appropriate

software commands. A locked block can be unlocked by issuing the Unlock command.

#### Lock-Down State

Blocks that are Locked-Down (state (0,1,x))are protected from program and erase operations (as for Locked blocks) but their protection status cannot be changed using software commands alone. A Locked or Unlocked block can be Locked-Down by issuing the Lock-Down command. Locked-Down blocks revert to the Locked state when the device is reset or powered-down.

The Lock-Down function is dependent on the WPF input pin. When  $\overline{WP}_{F=0}$  (V<sub>IL</sub>), the blocks in the Lock-Down state (0,1,x) are protected from program, erase and protection status changes. When WP<sub>F</sub>=1 (V<sub>IH</sub>) the Lock-Down function is disabled (1,1,1) and Locked-Down blocks can be individually unlocked to the (1,1,0) state by issuing the software command, where they can be erased and programmed. These blocks can then be relocked (1,1,1) and unlocked (1,1,0) as desired while  $\overline{WP}_F$ remains high. When WP<sub>F</sub> is low, blocks that were previously Locked-Down return to the Lock-Down state (0.1.x) regardless of any changes made while WP<sub>F</sub> was high. Device reset or power-down resets all blocks, including those in Lock-Down, to the Locked state.

#### **Locking Operations During Erase Suspend**

Changes to block lock status can be performed during an erase suspend by using the standard locking command sequences to unlock, lock or lock-down a block. This is useful in the case when another block needs to be updated while an erase operation is in progress.

To change block locking during an erase operation, first write the Erase Suspend command, then check the status register until it indicates that the erase operation has been suspended. Next write the desired Lock command sequence to a block and the lock status will be changed. After completing any desired lock, read, or program operations, resume the erase operation with the Erase Resume command.

If a block is locked or locked-down during an erase suspend of the same block, the locking status bits will be changed immediately, but when the erase is resumed, the erase operation will complete.

Locking operations cannot be performed during a program suspend. Refer to Appendix D, Command Interface and Program/Erase Controller State, for detailed information on which commands are valid during erase suspend.

**477** 

**Table 16. Flash Block Lock Status** 

Item	Address	Data
Block Lock Configuration		LOCK
Block is Unlocked	xx002	DQ0=0
Block is Locked	XX002	DQ0=1
Block is Locked-Down		DQ1=1

**Table 17. Flash Protection Status** 

Protectio	rrent n Status <sup>(1)</sup> Q1, DQ0)	Next <u>Protection</u> Status <sup>(1)</sup> (WP <sub>F</sub> , DQ1, DQ0)							
Current State	Program/Erase Allowed	After Block Lock Command	After Block Unlock Command	After Block Lock-Down Command	After WP <sub>F</sub> transition				
1,0,0	yes	1,0,1	1,0,0	1,1,1	0,0,0				
1,0,1 <sup>(2)</sup>	no	1,0,1	1,0,0	1,1,1	0,0,1				
1,1,0	yes	1,1,1	1,1,0	1,1,1	0,1,1				
1,1,1	no	1,1,1	1,1,0	1,1,1	0,1,1				
0,0,0	yes	0,0,1	0,0,0	0,1,1	1,0,0				
0,0,1 <sup>(2)</sup>	no	0,0,1	0,0,0	0,1,1	1,0,1				
0,1,1	no	0,1,1	0,1,1	0,1,1	1,1,1 or 1,1,0 <sup>(3)</sup>				

Note: 1. The lock status is defined by the write protect pin and by DQ1 ('1' for a locked-down block) and DQ0 ('1' for a locked block) as read in the Read Electronic Signature command with A1 = V<sub>IH</sub> and A0 = V<sub>IL</sub>.

2. All blocks are locked at power-up, so the default configuration is 001 or 101 according to WP<sub>F</sub> status.

3. A WP<sub>F</sub> transition to V<sub>IH</sub> on a locked block will restore the previous DQ0 value, giving a 111 or 110.

#### **FLASH STATUS REGISTER**

The Status Register provides information on the current or previous Program or Erase operation. The various bits convey information and errors on the operation. To read the Status register the Read Status Register command can be issued, refer to Read Status Register Command section. To output the contents, the Status Register is latched on the falling edge of the Chip Enable or Output Enable signals, and can be read until Chip Enable or Output Enable returns to  $V_{\rm IH}$ . Either Chip Enable or Output Enable must be toggled to update the latched data.

Bus Read operations from any address always read the Status Register during Program and Erase operations.

The bits in the Status Register are summarized in Table 18, Status Register Bits. Refer to Table 18 in conjunction with the following text descriptions.

Program/Erase Controller Status (Bit 7). The Program/Erase Controller Status bit indicates whether the Program/Erase Controller is active or inactive. When the Program/Erase Controller Status bit is Low (set to '0'), the Program/Erase Controller is active; when the bit is High (set to '1'), the Program/Erase Controller is inactive, and the device is ready to process a new command.

The Program/Erase Controller Status is Low immediately after a Program/Erase Suspend command is issued until the Program/Erase Controller pauses. After the Program/Erase Controller pauses the bit is High .

During Program, Erase, operations the Program/ Erase Controller Status bit can be polled to find the end of the operation. Other bits in the Status Register should not be tested until the Program/Erase Controller completes the operation and the bit is High.

After the Program/Erase Controller completes its operation the Erase Status, Program Status, V<sub>PPF</sub> Status and Block Lock Status bits should be tested for errors.

Erase Suspend Status (Bit 6). The Erase Suspend Status bit indicates that an Erase operation has been suspended or is going to be suspended. When the Erase Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command.

The Erase Suspend Status should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). Bit 7 is set within 30µs of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Erase Suspend Status bit returns Low.

Erase Status (Bit 5). The Erase Status bit can be used to identify if the memory has failed to verify that the block has erased correctly. When the Erase Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the block and still failed to verify that the block has erased correctly. The Erase Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Erase Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Status (Bit 4). The Program Status bit is used to identify a Program failure. When the Program Status bit is High (set to '1'), the Program/Erase Controller has applied the maximum number of pulses to the byte and still failed to verify that it has programmed correctly. The Program Status bit should be read once the Program/Erase Controller Status bit is High (Program/Erase Controller inactive).

Once set High, the Program Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

**V<sub>PPF</sub> Status (Bit 3).** The V<sub>PPF</sub> Status bit can be used to identify an invalid voltage on the V<sub>PPF</sub> pin during Program and Erase operations. The V<sub>PPF</sub> pin is only sampled at the beginning of a Program or Erase operation. Indeterminate results can occur if V<sub>PPF</sub> becomes invalid during an operation.

When the V<sub>PPF</sub> Status bit is Low (set to '0'), the voltage on the V<sub>PPF</sub> pin was sampled at a valid voltage; when the V<sub>PPF</sub> Status bit is High (set to '1'), the V<sub>PPF</sub> pin has a voltage that is below the V<sub>PPF</sub> Lockout Voltage, V<sub>PPLK</sub>, the memory is protected and Program and Erase operations cannot be performed.

Once set High, the V<sub>PPF</sub> Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new Program or Erase command is issued, otherwise the new command will appear to fail.

Program Suspend Status (Bit 2). The Program Suspend Status bit indicates that a Program operation has been suspended. When the Program Suspend Status bit is High (set to '1'), a Program/Erase Suspend command has been issued and the memory is waiting for a Program/Erase Resume command. The Program Suspend Status

**477** 

should only be considered valid when the Program/Erase Controller Status bit is High (Program/Erase Controller inactive). Bit 2 is set within 5µs of the Program/Erase Suspend command being issued therefore the memory may still complete the operation rather than entering the Suspend mode.

When a Program/Erase Resume command is issued the Program Suspend Status bit returns Low.

**Block Protection Status (Bit 1).** The Block Protection Status bit can be used to identify if a Program or Erase operation has tried to modify the contents of a locked block.

When the Block Protection Status bit is High (set to '1'), a Program or Erase operation has been attempted on a locked block.

Once set High, the Block Protection Status bit can only be reset Low by a Clear Status Register command or a hardware reset. If set High it should be reset before a new command is issued, otherwise the new command will appear to fail.

**Reserved (Bit 0).** Bit 0 of the Status Register is reserved. Its value must be masked.

Note: Refer to Appendix C, Flowcharts and Pseudo Codes, for using the Status Register.

**Table 18. Flash Status Register Bits** 

Bit	Name	Logic Level	Definition
7	P/E.C. Status	'1'	Ready
/	P/E.C. Status	'0'	Busy
	Franc Cuanand Ctatus	'1'	Suspended
6	Erase Suspend Status	'0'	In progress or Completed
_	France Chatters	'1'	Erase Error
5	Erase Status	'0'	Erase Success
4	December Otative	'1'	Program Error
4	Program Status	'0'	Program Success
2	V Ctatus	'1'	V <sub>PPF</sub> Invalid, Abort
3	V <sub>PPF</sub> Status	'0'	V <sub>PPF</sub> OK
	Day and a district	'1'	Suspended
2	Program Suspend Status	'0'	In Progress or Completed
1	Plack Protection Status	'1'	Program/Erase on protected Block, Abort
1	Block Protection Status	'0'	No operation to protected blocks
0	Reserved		

Note: Logic level '1' is High, '0' is Low.




Figure 12. Flash Read Mode AC Waveforms

**Table 19. Flash Read AC Characteristics** 

Cumah al	A 14	Davamatas		Fla	ash	Unit
Symbol	Alt	Parameter		70	85	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Address Valid to Next Address Valid	Min	70	85	ns
t <sub>AVQV</sub>	tACC	Address Valid to Output Valid	Max	70	85	ns
t <sub>AXQX</sub> (1)	tон	Address Transition to Output Transition	Min	0	0	ns
t <sub>EHQX</sub> (1)	tон	Chip Enable High to Output Transition	Min	0	0	ns
t <sub>EHQZ</sub> (1)	t <sub>HZ</sub>	Chip Enable High to Output Hi-Z	Max	20	20	ns
t <sub>ELQV</sub> (2)	t <sub>CE</sub>	Chip Enable Low to Output Valid	Max	70	85	ns
t <sub>ELQX</sub> (1)	t <sub>LZ</sub>	Chip Enable Low to Output Transition	Min	0	0	ns
t <sub>GHQX</sub> (1)	t <sub>OH</sub>	Output Enable High to Output Transition	Min	0	0	ns
t <sub>GHQZ</sub> (1)	t <sub>DF</sub>	Output Enable High to Output Hi-Z	Max	20	20	ns
t <sub>GLQV</sub> (2)	t <sub>OE</sub>	Output Enable Low to Output Valid	Max	20	20	ns
t <sub>GLQX</sub> (1)	toLZ	Output Enable Low to Output Transition	Min	0	0	ns

Note: 1. Sampled only, not 100% tested.
2.  $\overline{G}_F$  may be delayed by up to  $t_{ELQV}$  -  $t_{GLQV}$  after the falling edge of  $\overline{E}_F$  without increasing  $t_{ELQV}$ .




Figure 13. Flash Write AC Waveforms, Write Enable Controlled

Table 20. Flash Write AC Characteristics, Write Enable Controlled

Comple a l	A 14	Barranatar		Fla	ash	Unit
Symbol	Alt	Parameter		70	85	Unit
t <sub>AVAV</sub>	t <sub>WC</sub>	Write Cycle Time	Min	70	85	ns
t <sub>AVWH</sub>	t <sub>AS</sub>	Address Valid to Write Enable High	Min	45	45	ns
t <sub>DVWH</sub>	t <sub>DS</sub>	Data Valid to Write Enable High	Min	45	45	ns
t <sub>ELWL</sub>	tcs	Chip Enable Low to Write Enable Low	Min	0	0	ns
t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	70	85	ns
t <sub>QVVPL</sub> (1,2)		Output Valid to V <sub>PPF</sub> Low	Min	0	0	ns
t <sub>QVWPL</sub>		Output Valid to Write Protect Low	Min	0	0	ns
t <sub>VPHWH</sub> (1)	t <sub>VPS</sub>	V <sub>PPF</sub> High to Write Enable High	Min	200	200	ns
t <sub>WHAX</sub>	t <sub>AH</sub>	Write Enable High to Address Transition	Min	0	0	ns
t <sub>WHDX</sub>	t <sub>DH</sub>	Write Enable High to Data Transition	Min	0	0	ns
twheh	tcH	Write Enable High to Chip Enable High	Min	0	0	ns
t <sub>WHEL</sub>		Write Enable High to Chip Enable Low	Min	25	25	ns
t <sub>WHGL</sub>		Write Enable High to Output Enable Low	Min	20	20	ns
twhwL	twph	Write Enable High to Write Enable Low	Min	25	25	ns
t <sub>WLWH</sub>	t <sub>WP</sub>	Write Enable Low to Write Enable High	Min	45	45	ns
twphwh		Write Protect High to Write Enable High	Min	45	45	ns

Note: 1. Sampled only, not 100% tested.
2. Applicable if V<sub>PPF</sub> is seen as a logic input (V<sub>PPF</sub> < 3.6V).




Figure 14. Flash Write AC Waveforms, Chip Enable Controlled

Table 21. Flash Write AC Characteristics, Chip Enable Controlled

Comple al	A 14	Barranton		Fla	ısh	Unit	
Symbol	Alt	Parameter		70 85			
t <sub>AVAV</sub>	twc	Write Cycle Time	Min	70	85	ns	
t <sub>AVEH</sub>	t <sub>AS</sub>	Address Valid to Chip Enable High	Min	45	45	ns	
t <sub>DVEH</sub>	t <sub>DS</sub>	Data Valid to Chip Enable High	Min	45	45	ns	
t <sub>EHAX</sub>	t <sub>AH</sub>	Chip Enable High to Address Transition	Min	0	0	ns	
tehdx	tehdx to Chip Enable High to Data Transition		Min	0	0	ns	
t <sub>EHEL</sub>	t <sub>CPH</sub>	Chip Enable High to Chip Enable Low	Min	25	25	ns	
t <sub>EHGL</sub>		Chip Enable High to Output Enable Low	Min	25	25	ns	
t <sub>EHWH</sub>	t <sub>WH</sub>	Chip Enable High to Write Enable High	Min	0	0	ns	
t <sub>ELEH</sub>	t <sub>ELEH</sub> t <sub>CP</sub> Chip Enable Low to Ch		Min	45	45	ns	
t <sub>ELQV</sub>		Chip Enable Low to Output Valid	Min	70	85	ns	
t <sub>QVVPL</sub> (1,2)		Output Valid to V <sub>PPF</sub> Low	Min	0	0	ns	
t <sub>QVWPL</sub>		Data Valid to Write Protect Low	Min	0	0	ns	
t <sub>VPHEH</sub> (1) t <sub>VPS</sub> VPPF High to Chip Enable		VPPF High to Chip Enable High	Min	200	200	ns	
twlel	tcs	Write Enable Low to Chip Enable Low	Min	0	0	ns	
twpheh		Write Protect High to Chip Enable High	Min	45	45	ns	

Note: 1. Sampled only, not 100% tested.
2. Applicable if V<sub>PPF</sub> is seen as a logic input (V<sub>PPF</sub> < 3.6V).

Figure 15. Flash Power-Up and Reset AC Waveforms




Table 22. Flash Power-Up and Reset AC Characteristics

Symbol	Parameter	Tost Condi	Flash Flash		Flash	
Symbol	ralametei	rest condi	lion	70	85	Unit
tPHWL tPHEL	Reset High to Write Enable Low, Chip Enable Low, Output Enable Low	During Program and Erase	Min	50	50	μs
tPHGL		others	Min	30	30	ns
t <sub>PLPH</sub> <sup>(1,2)</sup>	Reset Low to Reset High		Min	100	100	ns
t <sub>VDHPH</sub> (3)	Supply Voltages High to Reset High		Min	50	50	μs

Note: 1. The device Reset is possible but not guaranteed if  $t_{PLPH}$  < 100ns.

2. Sampled only, not 100% tested.

3. It is important to assert  $\overline{\mathsf{RP}}_\mathsf{F}$  in order to allow proper CPU initialization during power up or reset.

### **SRAM DEVICE**


This section describes how to use the SRAM device and all signals refer to it

#### **SRAM SUMMARY DESCRIPTION**

The SRAM is a 4Mbit asynchronous random access memory which features a super low voltage operation and low current consumption with an access time of 70 ns under all conditions. The mem-

ory operations can be performed using a single low voltage supply, 2.7V to 3.3V, which is the same as the Flash voltage supply.

Figure 16. SRAM Logic Diagram



#### **SRAM OPERATIONS**

There are five standard operations that control the SRAM component. These are Bus Read, Bus Write, Standby/Power-down, Data Retention and Output Disable. A summary is shown in Table 2, Main Operation Modes

**Read.** Read operations are used to output the contents of the SRAM Array. The SRAM is in Read mode whenever Write Enable,  $\overline{W}_S$ , is at  $\overline{V}_{IH}$ , Output Enable,  $\overline{G}_S$ , is at  $\overline{V}_{IL}$ , Chip Enable,  $\overline{E}1_S$ , is at  $\overline{V}_{IL}$ , Chip Enable,  $\overline{E}2_S$ , is at  $\overline{V}_{IL}$ , and Byte Enable inputs,  $\overline{UB}_S$  and  $\overline{LB}_S$  are at  $\overline{V}_{IL}$ .

Valid data will be available on the output pins after a time of  $t_{AVQV}$  after the last stable address. If the Chip Enable or Output Enable access times are not met, data access will be measured from the limiting parameter ( $t_{E1LQV}$ ,  $t_{E2HQV}$ , or  $t_{GLQV}$ ) rather than the address. Data out may be indeterminate at  $t_{E1LQX}$ ,  $t_{E2HQX}$  and  $t_{GLQX}$ , but data lines will always be valid at  $t_{AVQV}$  (see Table 23, Table 23, Figures 17 and 18, SRAM Read AC Characteristics).

**Write.** Write operations are used to write data to the SRAM. The SRAM is in Write mode whenever  $\overline{W}_S$  and  $\overline{E1}_S$  are at  $V_{IL}$ , and  $E2_S$  is at  $V_{IH}$ . Either the Chip Enable inputs,  $\overline{E1}_S$  and  $E2_S$ , or the Write Enable input,  $\overline{W}_S$ , must be deasserted during address transitions for subsequent write cycles.

A Write operation is initiated when  $\overline{E1}_S$  is at  $V_{IL}$ ,  $E2_S$  is at  $V_{IH}$  and  $\overline{W}_S$  is at  $V_{IL}$ . The data is latched on the falling edge of  $\overline{E1}_S$ , the rising edge of  $E2_S$  or the falling edge of  $\overline{W}_S$ , whichever occurs last. The Write cycle is terminated on the rising edge of  $E1_S$ , the rising edge of  $E1_S$ , whichever occurs first.


If the Output is enabled ( $\overline{E1}_S=V_{IL}$ ,  $E2_S=V_{IH}$  and  $\overline{G}_S=V_{IL}$ ), then  $\overline{W}_S$  will return the outputs to high impedance within  $t_{WLQZ}$  of its falling edge. Care must be taken to avoid bus contention in this type of operation. The Data input must be valid for  $t_{DVWH}$  before the rising edge of  $\overline{W}_{II}$  or for  $t_{DVE1H}$  before the rising edge of  $\overline{E1}_S$  or for  $t_{DVE2L}$  before the falling edge of  $E2_S$ , whichever occurs first, and remain valid for  $t_{WHDX}$ ,  $t_{E1HAX}$  or  $t_{E2LAX}$  (see Table 24, SRAM Write AC Characteristics, Figures 20, 21, 22 and 23).

**Standby/Power-Down.** The SRAM component has a chip enabled power-down feature which invokes an automatic standby mode (see Table 23, SRAM Read AC Characteristics, Figure 19, SRAM Standby AC Waveforms). The SRAM is in Standby mode whenever either Chip Enable is deasserted,  $\overline{\text{E1}}_{\text{S}}$  at  $V_{\text{IH}}$  or E2<sub>S</sub> at  $V_{\text{IL}}$ . It is also possible when  $\overline{\text{UB}}_{\text{S}}$  and  $\overline{\text{LB}}_{\text{S}}$  are at  $V_{\text{IH}}$ .

**Data Retention.** The SRAM data retention performance as  $V_{DDS}$  goes down to  $V_{DR}$  are described in Table 25, SRAM Low  $V_{DDS}$  Data Retention Characteristic, and Figure 24, SRAM Low  $V_{DDS}$  Data Retention AC Waveforms, E1s or UBs / LBs Controlled. In E1s controlled data retention mode, the minimum standby current mode is entered when E1s  $\geq$   $V_{DDS}-0.2V$  and E2s  $\leq$  0.2V or E2s  $\geq$   $V_{DDS}-0.2V$ . In E2s controlled data retention mode, minimum standby current mode is entered when E2s  $\leq$  0.2V.


**Output Disable.** The data outputs are high impedance when the Output Enable,  $\overline{G}_S$ , is at  $V_{IH}$  with Write Enable,  $\overline{W}_S$ , at  $V_{IH}$ .

Figure 17. SRAM Read Mode AC Waveforms, Address Controlled




Note:  $\overline{E1}_S$  = Low,  $E2_S$  = High,  $\overline{G}_S$  = Low,  $\overline{UB}_S$  and/or  $\overline{LB}_S$  = High,  $\overline{W}_S$  = High.

Figure 18. SRAM Read AC Waveforms, GS Controlled



Note: Write Enable  $(\overline{W}_S)$  = High. Address Valid prior to or at the same time as  $\overline{E1}_S$ ,  $\overline{UB}_S$  and  $\overline{LB}_S$  going Low.

Figure 19. SRAM Standby AC Waveforms



# M36W432TG, M36W432BG

**Table 23. SRAM Read AC Characteristics** 

Cumhal	Alt	Parameter		SRAM	
Symbol	Ait	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AVQV</sub>	t <sub>ACC</sub>	Address Valid to Output Valid		70	ns
t <sub>AXQX</sub>	tон	Address Transition to Output Transition	10		ns
t <sub>BHQZ</sub>	t <sub>BHZ</sub>	UB <sub>S</sub> , LB <sub>S</sub> Disable to Hi-Z Output		25	ns
t <sub>BLQV</sub>	t <sub>AB</sub>	UB <sub>S</sub> , LB <sub>S</sub> Access Time		70	ns
t <sub>BLQX</sub>	t <sub>BLZ</sub>	UB <sub>S</sub> , LB <sub>S</sub> Enable to Low-Z Output	5		ns
t <sub>E1LQV</sub> t <sub>E2HQV</sub>	t <sub>ACS1</sub>	Chip Enable 1 Low or Chip Enable 2 High to Output Valid		70	ns
t <sub>E1LQX</sub> t <sub>E2HQX</sub>	t <sub>CLZ1</sub>	Chip Enable 1 Low or Chip Enable 2 High to Output Transition	10		ns
t <sub>E1HQZ</sub> t <sub>E2LQZ</sub>	tHZCE	Chip Enable High or Chip Enable 2 Low to Output Hi-Z		25	ns
tgHQZ	tonz	Output Enable High to Output Hi-Z		25	ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid		35	ns
tGLQX	toLZ	Output Enable Low to Output Transition	5		ns
t <sub>PD</sub> <sup>(1)</sup>		Chip Enable 1 High or Chip Enable 2 Low to Power Down		70	ns
t <sub>PU</sub> <sup>(1)</sup>		Chip Enable 1 Low or Chip Enable 2 High to Power Up	0		ns

Note: 1. Sampled only. Not 100% tested.




Figure 20. SRAM Write AC Waveforms,  $\overline{W}_S$  Controlled

Note: 1.  $\overline{W}_S$ ,  $\overline{E1}_S$ ,  $E2_S$ ,  $\overline{UB}_S$  and/or LB<sub>S</sub> must be asserted to initiate a write cycle. Output Enable  $(\overline{G}_S)$  = Low (otherwise, DQ0-DQ15 are high impedance). If  $\overline{E1}_S$ , E2<sub>S</sub> and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.

2. The I/O pins are in output mode and input signals must not be applied.




Figure 21. SRAM Write AC Waveforms,  $\overline{\text{E1}}_{\text{S}}$  Controlled

Note: 1.  $\overline{W}_S$ ,  $\overline{E1}_S$ ,  $E2_S$ ,  $\overline{UB}_S$  and/or LB<sub>S</sub> must be asserted to initiate a write cycle. Output Enable ( $\overline{G}_S$ ) = Low (otherwise, DQ0-DQ15 are high impedance). If  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.

2. If  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.

3. The I/O pins are in output mode and input signals must not be applied.





Figure 22. SRAM Write AC Waveforms,  $\overline{W}_S$  Controlled with  $\overline{G}_S$  Low

Note: 1. If  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.



Note: 1. If  $\overline{E1}_S$ ,  $E2_S$  and  $\overline{W}_S$  are deasserted at the same time, DQ0-DQ15 remain high impedance.

# M36W432TG, M36W432BG

**Table 24. SRAM Write AC Characteristics** 

Cumbal	Alt	Parameter	SR	SRAM	
Symbol	Alt	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	twc	Write Cycle Time	70		ns
t <sub>AVE1L</sub> , t <sub>AVE2H</sub> , t <sub>AVWL</sub> , t <sub>AVBL</sub>	t <sub>AS</sub>	Address Valid to Beginning of Write	0		ns
t <sub>AVE1H</sub> , t <sub>AVE2L</sub>	t <sub>AW</sub>	Address Valid to Chip Enable 1 Low or Chip Enable 2 High	60		ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to Write Enable High	60		ns
tBLWH tBLE1H tBLE2L tAVBH	t <sub>BW</sub>	UB <sub>S</sub> , LB <sub>S</sub> Valid to End of Write	60		ns
t <sub>BLBH</sub>	t <sub>BW</sub>	UB <sub>S</sub> , LB <sub>S</sub> Low to UB <sub>S</sub> , LB <sub>S</sub> High	60		ns
t <sub>DVE1H</sub> , t <sub>DVE2L</sub> , t <sub>DVWH</sub> t <sub>DVBH</sub>	/E2L, VWH Input Valid to End of Write		30		ns
t <sub>E1HAX</sub> , t <sub>E2LAX</sub> , t <sub>WHAX</sub> t <sub>BHAX</sub>	t <sub>WR</sub>	End of Write to Address Change	0		ns
t <sub>E1HDZ</sub> , t <sub>E2LDZ</sub> , t <sub>WHDZ</sub> t <sub>BHDZ</sub>	t <sub>HD</sub>	Address Transition to End of Write	0		ns
t <sub>E1LE1H</sub> , t <sub>E1LBH</sub> t <sub>E1LWH</sub>	LBH t <sub>CW1</sub> Chip Enable 1 Low to End of Write		60		ns
t <sub>E2HE2L</sub> , t <sub>E2HBH</sub> , t <sub>E2HWH</sub>	t <sub>CW2</sub>	t <sub>CW2</sub> Chip Enable 2 High to End of Write			ns
tGHQZ	t <sub>GHZ</sub>	Output Enable High to Output Hi-Z		25	ns
t <sub>WHQX</sub>	t <sub>DH</sub>	Write Enable High to Input Transition	5		ns
t <sub>WLBH</sub>	t <sub>WP</sub>	Write Enable Low to UB <sub>S</sub> , LB <sub>S</sub> High	50		ns
t <sub>WLQZ</sub>	t <sub>WHZ</sub>	Write Enable Low to Output Hi-Z		25	ns
t <sub>WLWH</sub> t <sub>WLE1H</sub> t <sub>WLE2L</sub>	twLwH twLE1H twP Write Enable Pulse Width		50		ns

Figure 24. SRAM Low  $V_{DDS}$  Data Retention AC Waveforms,  $\overline{E1}_S$  or  $\overline{UB}_S$  /  $\overline{LB}_S$  Controlled




Table 25. SRAM Low  $V_{\mbox{\scriptsize DDS}}$  Data Retention Characteristic

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
I <sub>DDDR</sub>	Supply Current (Data Retention)	$\begin{split} V_{DDS} &= 1.5 \text{V}, \overline{E1}_S \geq V_{DDS} - 0.2 \text{V}, \\ V_{IN} \geq V_{DDS} - 0.2 \text{V or } V_{IN} \leq 0.2 \text{V} \end{split}$		3	10	μA
V <sub>DR</sub>	Supply Voltage (Data Retention)		1.5		3.3	V
t <sub>CDR</sub>	Chip Disable to Power Down		0			ns
t <sub>R</sub>	Operation Recovery Time		70			ns

<sup>2.</sup> Sampled only. Not 100% tested.

### APPENDIX A. FLASH BLOCK ADDRESS TABLES

Table 26. Top Boot Block Addresses, M36W432TG

#	Size (Word) 4 4 4 4	Address Range  1FF000-1FFFFF  1FE000-1FEFFF  1FD000-1FDFFF
1 2 3	4	1FE000-1FEFFF
3	4	
3	-	1FD000-1FDFFF
	4	1
4		1FC000-1FCFFF
1 1	4	1FB000-1FBFFF
5	4	1FA000-1FAFFF
6	4	1F9000-1F9FFF
7	4	1F8000-1F8FFF
8	32	1F0000-1F7FFF
9	32	1E8000-1EFFFF
10	32	1E0000-1E7FFF
11	32	1D8000-1DFFFF
12	32	1D0000-1D7FFF
13	32	1C8000-1CFFFF
14	32	1C0000-1C7FFF
15	32	1B8000-1BFFFF
16	32	1B0000-1B7FFF
17	32	1A8000-1AFFFF
18	32	1A0000-1A7FFF
19	32	198000-19FFFF
20	32	190000-197FFF
21	32	188000-18FFFF
22	32	180000-187FFF
23	32	178000-17FFFF
24	32	170000-177FFF
25	32	168000-16FFFF
26	32	160000-167FFF
27	32	158000-15FFFF
28	32	150000-157FFF
29	32	148000-14FFFF
30	32	140000-147FFF
31	32	138000-13FFFF
32	32	130000-137FFF
33	32	128000-12FFFF

34	32	120000-127FFF
35	32	118000-11FFFF
36	32	110000-117FFF
37	32	108000-10FFFF
38	32	100000-107FFF
39	32	0F8000-0FFFFF
40	32	0F00000-F7FFF
41	32	0E8000-0EFFFF
42	32	0E0000-0E7FFF
43	32	0D8000-0DFFFF
44	32	0D0000-0D7FFF
45	32	0C8000-0CFFFF
46	32	0C0000-0C7FFF
47	32	0B8000-0BFFFF
48	32	0B0000-0B7FFF
49	32	0A8000-0AFFFF
50	32	0A0000-0A7FFF
51	32	098000-09FFFF
52	32	090000-097FFF
53	32	088000-08FFFF
54	32	080000-087FFF
55	32	078000-07FFFF
56	32	070000-077FFF
57	32	068000-06FFFF
58	32	060000-067FFF
59	32	058000-05FFFF
60	32	050000-057FFF
61	32	048000-04FFFF
62	32	040000-047FFF
63	32	038000-03FFFF
64	32	030000-037FFF
65	32	028000-02FFFF
66	32	020000-027FFF
67	32	018000-01FFFF
68	32	010000-017FFF
69	32	008000-00FFFF
70	32	000000-007FFF
1		

Table 27. Bottom Boot Block Addresses, M36W432BG

#	Size (KWord)	Address Range
70	32	1F8000-1FFFF
69	32	1F0000-1F7FFF
68	32	1E8000-1EFFFF
67	32	1E0000-1E7FFF
66	32	1D8000-1DFFFF
65	32	1D0000-1D7FFF
64	32	1C8000-1CFFFF
63	32	1C0000-1C7FFF
62	32	1B8000-1BFFFF
61	32	1B0000-1B7FFF
60	32	1A8000-1AFFFF
59	32	1A0000-1A7FFF
58	32	198000-19FFFF
57	32	190000-197FFF
56	32	188000-18FFFF
55	32	180000-187FFF
54	32	178000-17FFFF
53	32	170000-177FFF
52	32	168000-16FFFF
51	32	160000-167FFF
50	32	158000-15FFFF
49	32	150000-157FFF
48	32	148000-14FFFF
47	32	140000-147FFF
46	32	138000-13FFFF
45	32	130000-137FFF
44	32	128000-12FFFF
43	32	120000-127FFF
42	32	118000-11FFFF
41	32	110000-117FFF
40	32	108000-10FFFF
39	32	100000-107FFF
38	32	0F8000-0FFFFF
37	32	0F0000-0F7FFF

26	22	058000 05555
36	32	0E8000-0EFFFF
35	32	0E0000-0E7FFF
34	32	0D8000-0DFFFF
33	32	0D0000-0D7FFF
32	32	0C8000-0CFFFF
31	32	0C0000-0C7FFF
30	32	0B8000-0BFFFF
29	32	0B0000-0B7FFF
28	32	0A8000-0AFFFF
27	32	0A0000-0A7FFF
26	32	098000-09FFFF
25	32	090000-097FFF
24	32	088000-08FFFF
23	32	080000-087FFF
22	32	078000-07FFFF
21	32	070000-077FFF
20	32	068000-06FFFF
19	32	060000-067FFF
18	32	058000-05FFFF
17	32	050000-057FFF
16	32	048000-04FFF
15	32	040000-047FFF
14	32	038000-03FFFF
13	32	030000-037FFF
12	32	028000-02FFFF
11	32	020000-027FFF
10	32	018000-01FFFF
9	32	010000-017FFF
8	32	008000-00FFFF
7	4	007000-007FFF
6	4	006000-006FFF
5	4	005000-005FFF
4	4	004000-004FFF
3	4	003000-003FFF
2	4	002000-002FFF
1	4	001000-001FFF
0	4	000000-000FFF
L		

#### APPENDIX B. COMMON FLASH INTERFACE (CFI)

The Common Flash Interface is a JEDEC approved, standardized data structure that can be read from the Flash memory device. It allows a system software to query the device to determine various electrical and timing parameters, density information and functions supported by the memory. The system can interface easily with the device, enabling the software to upgrade itself when necessary.

When the CFI Query Command (RCFI) is issued the device enters CFI Query mode and the data

structure is read from the memory. Tables 28, 29, 30, 31, 32 and 33 show the addresses used to retrieve the data.

The CFI data structure also contains a security area where a 64 bit unique security number is written (see Table 33, Security Code area). This area can be accessed only in Read mode by the final user. It is impossible to change the security number after it has been written by ST. Issue a Read command to return to Read mode.

**Table 28. Query Structure Overview** 

Offset	Sub-section Name	Description
00h	Reserved	Reserved for algorithm-specific information
10h	CFI Query Identification String	Command set ID and algorithm data offset
1Bh	System Interface Information	Device timing & voltage information
27h	Device Geometry Definition	Flash device layout
Р	Primary Algorithm-specific Extended Query table	Additional information specific to the Primary Algorithm (optional)
А	Alternate Algorithm-specific Extended Query table	Additional information specific to the Alternate Algorithm (optional)

Note: Query data are always presented on the lowest order data outputs.

Table 29. CFI Query Identification String

Offset	Data	Description	Value
00h	0020h	Manufacturer Code	ST
01h	88BAh 88BBh	Device Code	Top Bottom
02h-0Fh	reserved	Reserved	
10h	0051h		"Q"
11h	0052h	Query Unique ASCII String "QRY"	"R"
12h	0059h		"Y"
13h	0003h	Primary Algorithm Command Set and Control Interface ID code 16 bit ID code	Intel
14h	0000h	defining a specific algorithm	compatible
15h	0035h	Address for Driman, Algarithm extended Over table (see Table 24)	P = 35h
16h	0000h	Address for Primary Algorithm extended Query table (see Table 31)	P = 35H
17h	0000h	Alternate Vendor Command Set and Control Interface ID Code second vendor -	NA
18h	0000h	specified algorithm supported (0000h means none exists)	INA
19h	0000h	Address for Alternate Algorithm extended Query table	NA
1Ah	0000h	(0000h means none exists)	INA

Note: Query data are always presented on the lowest order data outputs (DQ7-DQ0) only. DQ8-DQ15 are '0'.

Table 30. CFI Query System Interface Information

Offset	Data	Description	Value
1Bh	0027h	V <sub>DDF</sub> Logic Supply Minimum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV	2.7V
1Ch	0036h	V <sub>DDF</sub> Logic Supply Maximum Program/Erase or Write voltage bit 7 to 4 BCD value in volts bit 3 to 0 BCD value in 100 mV	3.6V
1Dh	00B4h	V <sub>PPF</sub> [Programming] Supply Minimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	11.4V
1Eh	00C6h	V <sub>PPF</sub> [Programming] Supply Maximum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV	12.6V
1Fh	0004h	Typical time-out per single word program = 2 <sup>n</sup> µs	16µs
20h	0004h	Typical time-out for Double/ Quadruple Word Program = 2 <sup>n</sup> μs	16µs
21h	000Ah	Typical time-out per individual block erase = 2 <sup>n</sup> ms	1s
22h	0000h	Typical time-out for full chip erase = 2 <sup>n</sup> ms	NA
23h	0005h	Maximum time-out for word program = 2 <sup>n</sup> times typical	512µs
24h	0005h	Maximum time-out for Double/ Quadruple Word Program = 2 <sup>n</sup> times typical	512µs
25h	0003h	Maximum time-out per individual block erase = 2 <sup>n</sup> times typical	8s
26h	0000h	Maximum time-out for chip erase = 2 <sup>n</sup> times typical	NA

# M36W432TG, M36W432BG

**Table 31. Device Geometry Definition** 

Offset Word Mode		Data	Description			
27h 0016h		0016h	Device Size = 2 <sup>n</sup> in number of bytes	4 MByte		
28h 29h		0001h 0000h	Lelach Davica Intartaca ("oda dascrintion			
2Ah 2Bh		0003h 0000h	Maximum number of bytes in multi-byte program or page = 2 <sup>n</sup>			
	2Ch	0002h	Number of Erase Block Regions within the device. It specifies the number of regions within the device containing contiguous Erase Blocks of the same size.			
	2Dh 2Eh	003Eh 0000h	Region 1 Information Number of identical-size erase block = 003Eh+1	63		
M36W432TG	2Fh 30h	0000h 0001h	Region 1 Information Block size in Region 1 = 0100h * 256 byte	64 KByte		
	31h 32h	0007h 0000h	Region 2 Information Number of identical-size erase block = 0007h+1	8		
	33h 34h	0020h 0000h	Region 2 Information Block size in Region 2 = 0020h * 256 byte	8 KByte		
	2Dh 2Eh	0007h 0000h	Region 1 Information Number of identical-size erase block = 0007h+1	8		
32BG	2Fh 30h	0020h 0000h	Region 1 Information Block size in Region 1 = 0020h * 256 byte	8 KByte		
M36W432BG	31h 32h	003Eh 0000h	Region 2 Information Number of identical-size erase block = 003Eh=1	63		
	33h 34h	0000h 0001h	Region 2 Information Block size in Region 2 = 0100h * 256 byte	64 KByte		

Table 32. Primary Algorithm-Specific Extended Query Table

Offset P = 35h <sup>(1)</sup>	Data	Description						
(P+0)h = 35h	0050h							
(P+1)h = 36h	0052h	Primary Algorithm extended Query table unique ASCII string "PRI"						
(P+2)h = 37h	0049h							
(P+3)h = 38h	0031h	Major version number, ASCII						
(P+4)h = 39h	0030h	Minor version number, ASCII	"0"					
(P+5)h = 3Ah	0066h	Extended Query table contents for Primary Algorithm. Address (P+5)h						
(P+6)h = 3Bh	0000h	contains less significant byte.  bit 0 Chip Erase supported (1 = Yes, 0 = No)						
(P+7)h = 3Ch	0000h	bit 1 Suspend Erase supported (1 = Yes, 0 = No)	No					
(P+8)h = 3Dh	0000h	bit 2 Suspend Program supported (1 = Yes, 0 = No) bit 3 Legacy Lock/Unlock supported (1 = Yes, 0 = No) bit 4 Queued Erase supported (1 = Yes, 0 = No) bit 5 Instant individual block locking supported (1 = Yes, 0 = No) bit 6 Protection bits supported (1 = Yes, 0 = No) bit 7 Page mode read supported (1 = Yes, 0 = No) bit 8 Synchronous read supported (1 = Yes, 0 = No) bit 31 to 9 Reserved; undefined bits are '0'	Yes Yes No No Yes Yes No No					
(P+9)h = 3Eh	0001h	Supported Functions after Suspend Read Array, Read Status Register and CFI Query are always supported during Erase or Program operation bit 0 Program supported after Erase Suspend (1 = Yes, 0 = No) bit 7 to 1 Reserved; undefined bits are '0'						
(P+A)h = 3Fh (P+B)h = 40h	0003h 0000h	Block Lock Status Defines which bits in the Block Status Register section of the Query are implemented. Address (P+A)h contains less significant byte bit 0 Block Lock Status Register Lock/Unlock bit active (1 = Yes, 0 = No)	Yes					
		bit 1 Block Lock Status Register Lock-Down bit active (1 = Yes, 0 = No) bit 15 to 2 Reserved for future use; undefined bits are '0'	Yes					
(P+C)h = 41h	0030h	V <sub>DDF</sub> Logic Supply Optimum Program/Erase voltage (highest performance) bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV						
(P+D)h = 42h	00C0h	V <sub>PPF</sub> Supply Optimum Program/Erase voltage bit 7 to 4 HEX value in volts bit 3 to 0 BCD value in 100 mV						
(P+E)h = 43h	0001h	Number of Protection register fields in JEDEC ID space. "00h," indicates that 256 protection bytes are available						
(P+F)h = 44h	0080h	Protection Field 1: Protection Description	80h					
P+10)h = 45h	0000h	This field describes user-available. One Time Programmable (OTP) Protection register bytes. Some are pre-programmed with device unique	00h					
P+11)h = 46h	0003h	serial numbers. Others are user programmable. Bits 0–15 point to the Protection register Lock byte, the section's first byte.	8 Byte					
(P+12)h = 47h	0003h	The following bytes are factory pre-programmed and user-programmable.  bit 0 to 7 Lock/bytes JEDEC-plane physical low address						
		bit 8 to 15 Lock/bytes JEDEC-plane physical high address bit 16 to 23 "n" such that 2 <sup>n</sup> = factory pre-programmed bytes						
		bit 24 to 31 "n" such that $2^n$ = user programmable bytes						
		1						

Note: 1. See Table 29, offset 15 for P pointer definition.


# M36W432TG, M36W432BG

**Table 33. Security Code Area** 

Offset	Data	Description					
80h	00XX	Protection Register Lock					
81h	XXXX						
82h	XXXX	64 bita: uniqua davias numbar					
83h	XXXX	64 bits: unique device number					
84h	XXXX						
85h	XXXX						
86h	XXXX						
87h	XXXX						
88h	XXXX	420 hita: Haar Bragrammahla OTD					
89h	XXXX	128 bits: User Programmable OTP					
8Ah	XXXX						
8Bh	XXXX						
8Ch	XXXX						

#### APPENDIX C. FLASH FLOWCHARTS AND PSEUDO CODES

Figure 25. Flash Program Flowchart and Pseudo Code




Note: 1. Status check of b1 (Protected Block), b3 (V<sub>PPF</sub> Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

2. If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.


**∠y**/


Figure 26. Double Word Program Flowchart and Pseudo Code



Note: 1. Status check of b1 (Protected Block), b3 (V<sub>PPF</sub> Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

- If an error is found, the Status Register must be cleared before further Program/Erase operations.
- 3. Address 1 and Address 2 must be consecutive addresses differing only for bit A0.





Note: 1. Status check of b1 (Protected Block), b3 (V<sub>PPF</sub> Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

3. Address 1 to Address 4 must be consecutive addresses differing only for bits A0 and A1.

<sup>2.</sup> If an error is found, the Status Register must be cleared before further Program/Erase operations.

Figure 28. Program Suspend & Resume Flowchart and Pseudo Code





Figure 29. Erase Flowchart and Pseudo Code



Note: If an error is found, the Status Register must be cleared before further Program/Erase operations.

Figure 30. Erase Suspend & Resume Flowchart and Pseudo Code





Figure 31. Locking Operations Flowchart and Pseudo Code






Figure 32. Protection Register Program Flowchart and Pseudo Code

Note: 1. Status check of b1 (Protected Block), b3 (V<sub>PPF</sub> Invalid) and b4 (Program Error) can be made after each program operation or after a sequence.

<sup>2.</sup> If an error is found, the Status Register must be cleared before further Program/Erase Controller operations.

### APPENDIX D. FLASH COMMAND INTERFACE AND PROGRAM/ERASE CONTROLLER STATE

Table 34. Write State Machine Current/Next, sheet 1 of 2.

	Data	Command Input (and Next State)								
SR bit 7	When Read	Read Array (FFh)	Program Setup (10/40h)	Erase Setup (20h)	Erase Confirm (D0h)	Prog/Ers Suspend (B0h)	Prog/Ers Resume (D0h)	Read Status (70h)	Clear Status (50h)	
"1"	Array	Read Array	Prog.Setup	Ers. Setup		Read Array		Read Sts.	Read Array	
"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"1"	Electronic Signature	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"1"	CFI	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"1"	Status	Loc	k Command E	Error	Lock (complete)	Lock Cmd Error	Lock (complete)	Lock Command Error		
"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"1"	Status		Protection Register Program							
"0"	Status	Protection Register Program continue								
"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"1"	Status			•	Prog	ram		•	•	
"0"	Status	Program (continue)				Prog. Sus Read Sts	Pro	ogram (continue)		
"1"	Status	Prog. Sus Read Array			Program (continue)	Prog. Sus Read Array	Program (continue)	Prog. Sus Read Sts	Prog. Sus Read Array	
"1"	Array	Prog. Sus Read Array	Program Suspend to Read Array		Program (continue)	Prog. Sus Read Array	Program (continue)	Prog. Sus Read Sts	Prog. Sus Read Array	
"1"	Electronic Signature	Prog. Sus Read Array				Prog. Sus Read Array	Program (continue)	Prog. Sus Read Sts	Prog. Sus Read Array	
"1"	CFI	Prog. Sus Read Array			Program (continue)	Prog. Sus Read Array	Program (continue)	Prog. Sus Read Sts	Prog. Sus Read Array	
"1"	Status	Read Array	Program Setup	Erase Setup	Read Array		Read Status	Read Array		
"1"	Status	Erase Command Error		Erase (continue)	Erase CmdError	Erase (continue)	Erase Com	mand Error		
"1"	Status	Read Array	Program Setup	Erase Setup		Read Array		Read Status	Read Array	
"0"	Status	Erase (continue)				Erase Sus Read Sts			rase (continue)	
"1"	Status	Erase Sus Read Array	Program Setup	Erase Sus Read Array	Erase (continue)	Erase Sus Read Array	Erase (continue)	Erase Sus Read Sts	Erase Sus Read Array	
"1"	Array	Erase Sus Read Array	Program Setup	Erase Sus Read Array	Erase (continue)	Erase Sus Read Array	Erase (continue)	Erase Sus Read Sts	Erase Sus Read Array	
"1"	Electronic Signature	Erase Sus Read Array	Program Setup	Erase Sus Read Array	Erase (continue)	Erase Sus Read Array	Erase (continue)	Erase Sus Read Sts	Erase Sus Read Array	
"1"	CFI	Erase Sus Read Array	Program Setup	Erase Sus Read Array	Erase (continue)	Erase Sus Read Array	Erase (continue)	Erase Sus Read Sts	Erase Sus Read Array	
"1"	Status	Read Array	Program	Erase		Read Array		Read	Read Array	
	"1" "1" "1" "1" "1" "1" "1" "1" "1" "1"	bit 7 Read  "1" Array  "1" Status  "1" Electronic Signature  "1" Status  "1" Status	bit 7 cFI	SR bit 7       When Read       Read Array (FFh) (10/40h)       Program Setup (10/40h)         "1"       Array       Read Array       Prog. Setup Program Setup Program Setup Setup         "1"       Status       Read Array       Program Setup Program Setup Setup Setup         "1"       CFI       Read Array       Program Setup Program Setup Setup         "1"       Status       Read Array       Program Setup Program Setup         "1"       Status       Read Array       Program Setup         "1"       Status       Read Array       Program Setup         "1"       Status       Program Setup         "1"       Array       Program Sead Array       Read         "1"       Array       Program Sead Array       Program Sead Array         "1"       CFI       Prog. Sus Read Array       Program Sead Array         "1"       Status       Read Array       Program Sead Array         "1"       Status       Erase Command         "1"       Status       Erase Sus Read Array	Read	SR bit 7         Data Array (FFh) (PFh) (10/40h)         Erase Setup (20h) (20h)         Erase Setup (20h) (20h)         Erase Setup (20h) (20h)           "1"         Array         Read Array         Program Setup         Erase Setup           "1"         Status         Read Array         Program Setup         Erase Setup           "1"         Electronic Signature         Read Array         Program Setup         Erase Setup           "1"         Status         Lock Command Error         Lock (complete)           "1"         Status         Read Array         Program Program Setup         Erase Setup           "1"         Status         Read Array         Program Program Program Setup         Erase Setup           "1"         Status         Read Array         Program Program Program Program Setup         Erase Setup           "0"         Status         Program Program (continue)         Program (continue)           "1"         Status         Program (continue)         Program (continue)           "1"         Status         Program Suspend to Read Array         Program Suspend to Read Array         Program Read Array	Name	Set	Data   Program   Read   Program   Read   Program   Program   Confirm   Suspend   Read Array   Program   Setup   Setup   Setup   Read Array   Read Array   Program   Setup   Setup   Read Array   Read Array   Read Array   Setup   Setup   Read Array   Read Array   Setup   Setup   Read Array   Read Array   Read Array   Setup   Read Array   Read Array   Read Array   Setup   Read Array   Read Array   Read Array   Read Array   Setup   Read Array   Read Array   Read Array   Setup   Read Array   Read	

Note: Cmd = Command, Elect.Sg. = Electronic Signature, Ers = Erase, Prog. = Program, Prot = Protection, Sus = Suspend.

Table 35. Write State Machine Current/Next, sheet 2 of 2.

	Command Input (and Next State)								
Current State	Read Elect.Sg. (90h)	Read CFI Query (98h)	Lock Setup (60h)	Prot. Prog. Setup (C0h)	Lock Confirm (01h)	Lock Down Confirm (2Fh)	Unlock Confirm (D0h)		
Read Array	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup					
Read Status	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup		Read Array			
Read Elect.Sg.	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup		Read Array			
Read CFI Query	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup		Read Array			
Lock Setup		Lock Comn	nand Error			Lock (complete)			
Lock Cmd Error	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup		Read Array			
Lock (complete)	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup	Read Array				
Prot. Prog. Setup			Protec	tion Register Pro	gram				
Prot. Prog. (continue)			Protection F	Register Program	(continue)				
Prot. Prog. (complete)	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup		Read Array			
Prog. Setup				Program					
Program (continue)	Program (continue)								
Prog. Suspend Read Status	Prog. Suspend Read Elect.Sg.	Prog. Suspend Read CFI Query					Program (continue)		
Prog. Suspend Read Array	Prog. Suspend Read Elect.Sg.	Prog. Suspend Read CFI Query		Program (continue)					
Prog. Suspend Read Elect.Sg.	Prog. Suspend Read Elect.Sg.	Prog. Suspend Read CFI Query		Program (continue)					
Prog. Suspend Read CFI	Prog. Suspend Read Elect.Sg.	Prog. Suspend Read CFI Query	Program Suspend Read Array				Program (continue)		
Program (complete)	Read Elect.Sg.	Read CFIQuery	Lock Setup	Prot. Prog. Setup	Read Array				
Erase Setup	Erase Command Error						Erase (continue)		
Erase Cmd.Error	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup	Read Array				
Erase (continue)			E	rase (continue)	•				
Erase Suspend Read Ststus	Erase Suspend Read Elect.Sg.	Erase Suspend Read CFI Query	Lock Setup	Erase	Erase Suspend Read Array		Erase (continue)		
Erase Suspend Read Array	Erase Suspend Read Elect.Sg.	Erase Suspend Read CFI Query	Lock Setup Erase Suspend Read Array			Array	Erase (continue)		
Erase Suspend Read Elect.Sg.	Erase Suspend Read Elect.Sg.	Erase Suspend Read CFI Query	Lock Setup	Eras	e Suspend Read	Array	Erase (continue)		
Erase Suspend Read CFI Query	Erase Suspend Read Elect.Sg.	Erase Suspend Read CFI Query	Lock Setup	Eras	e Suspend Read	Array	Erase (continue)		
Erase (complete)	Read Elect.Sg.	Read CFI Query	Lock Setup	Prot. Prog. Setup		Read Array			
				1	1				

Note: Cmd = Command, Elect.Sg. = Electronic Signature, Prog. = Program, Prot = Protection.

### **REVISION HISTORY**

**Table 36. Document Revision History** 

	Date	Version	Revision Details			
19	-Nov-2002	1.0	First Issue			

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics All other names are the property of their respective owners

© 2002 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com