

4 Mbit (512Kb x8 or 256Kb x16) UV EPROM and OTP EPROM

NOT FOR NEW DESIGN

■ M27V400 is replaced by the M27W400

- 3V to 3.6V LOW VOLTAGE in READ OPERATION
- ACCESS TIME: 100ns
- BYTE-WIDE or WORD-WIDE CONFIGURABLE
- 4 Mbit MASK ROM REPLACEMENT
- LOW POWER CONSUMPTION
 - Active Current 30mA at 8MHz
 - Stand-by Current 20µA
- PROGRAMMING VOLTAGE: 12.5V ± 0.25V
- PROGRAMMING TIME: 50µs/word
- ELECTRONIC SIGNATURE

 Manufacturer Code: 20h
 - Device Code: B8h

DESCRIPTION

The M27V400 is an 4 Mbit EPROM offered in the two ranges UV (ultra violet erase) and OTP (one time programmable). It is ideally suited for microprocessor systems requiring large data or program storage. It is organised as either 512 Kwords of 8 bit or 256 Kwords of 16 bit. The pin-out is compatible with the most common 4 Mbit Mask ROM.

The FDIP40W (window ceramic frit-seal package) has a transparent lid which allows the user to expose the chip to ultraviolet light to erase the bit pattern.

A new pattern can then be written rapidly to the device by following the programming procedure.

For applications where the content is programmed only one time and erasure is not required, the M27V400 is offered in PDIP40 package.






Figure 1. Logic Diagram



July 2000 1/14

Figure 2. DIP Connections



DEVICE OPERATION

The operating modes of the M27V400 are listed in the Operating Modes Table. A single power supply is required in the read mode. All inputs are TTL compatible except for V_{PP} and 12V on A9 for the Electronic Signature.

Read Mode

The M27V400 has two organisations, Word-wide and Byte-wide. The organisation is selected by the signal level on the $\overline{BYTEV_{PP}}$ pin. When $\overline{BYTEV_{PP}}$ is at V_{IH} the Word-wide organisation is selected and the Q15A–1 pin is used for Q15 Data Output. When the $\overline{BYTEV_{PP}}$ pin is at V_{IL} the Byte-wide organisation is selected and the Q15A–1 pin is used for the Address Input A–1. When the memory is

Table 1. Signal Names

A0-A17	Address Inputs
Q0-Q7	Data Outputs
Q8-Q14	Data Outputs
Q15A-1	Data Output / Address Input
Ē	Chip Enable
G	Output Enable
BYTEV _{PP}	Byte Mode / Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground

logically regarded as 16 bit wide, but read in the Byte-wide organisation, then with A–1 at V_{IL} the lower 8 bits of the 16 bit data are selected and with A–1 at V_{IH} the upper 8 bits of the 16 bit data are selected.

The M27V400 has two control functions, both of which must be logically active in order to obtain data at the outputs. In addition the Word-wide or Byte- wide organisation must be selected. Chip Enable (\overline{E}) is the power control and should be used for device selection. Output Enable (\overline{G}) is the output control and should be used to gate data to the output pins independent of device selection. Assuming that the addresses are stable, the address access time (t_{AVQV}) is equal to the delay from \overline{E} to output (t_{ELQV}). Data is available at the output after a delay of t_{GLQV} from the falling edge of \overline{G} , assuming that \overline{E} has been low and the addresses have been stable for at least t_{AVQV} - t_{GLQV} .

Standby Mode

The M27V400 has a standby mode which reduces the supply current from 30mA to 20 μ A. The M27V400 is placed in the standby mode by applying a CMOS high signal to the \overline{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \overline{G} input.

Table 2. Absolute Maximum Ratings (1)

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature (3)	-40 to 125	°C
T _{BIAS}	Temperature Under Bias	-50 to 125	°C
T _{STG}	Storage Temperature	-65 to 150	°C
V _{IO} (2)	Input or Output Voltage (except A9)	–2 to 7	V
V _{CC}	Supply Voltage	–2 to 7	V
V _{A9} (2)	A9 Voltage	-2 to 13.5	V
V _{PP}	Program Supply Voltage	-2 to 14	V

Note: 1. Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 3. Operating Modes

Mode	Ē	G	BYTEV _{PP}	A9	Q7-Q0	Q14-Q8	Q15A-1
Read Word-wide	VIL	VIL	V _{IH}	Х	Data Out	Data Out	Data Out
Read Byte-wide Upper	VIL	VIL	VIL	Х	Data Out	Hi-Z	V _{IH}
Read Byte-wide Lower	V _{IL}	V_{IL}	V _{IL}	Х	Data Out	Hi-Z	V _{IL}
Output Disable	VIL	V _{IH}	Х	Х	Hi-Z	Hi-Z	Hi-Z
Program	V _{IL} Pulse	V _{IH}	V_{PP}	Х	Data In	Data In	Data In
Verify	V _{IH}	V _{IL}	V_{PP}	Х	Data Out	Data Out	Data Out
Program Inhibit	V _{IH}	V _{IH}	V _{PP}	Х	Hi-Z	Hi-Z	Hi-Z
Standby	V _{IH}	Х	Х	Х	Hi-Z	Hi-Z	Hi-Z
Electronic Signature	V _{IL}	V _{IL}	V _{IH}	V _{ID}	Codes	Codes	Code

Note: $X = V_{IH}$ or V_{IL} , $V_{ID} = 12V \pm 0.5V$.

Table 4. Electronic Signature

Identifier	Α0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V _{IH}	1	0	1	1	0	0	1	0	B8h

Note: Outputs Q15-Q8 are set to '0'.

^{2.} Minimum DC voltage on Input or Output is -0.5V with possible undershoot to -2.0V for a period less than 20ns. Maximum DC voltage on Output is V_{CC} +0.5V with possible overshoot to V_{CC} +2V for a period less than 20ns.

^{3.} Depends on range.

Table 5. AC Measurement Conditions

	High Speed	Standard
Input Rise and Fall Times	≤ 10ns	≤ 20ns
Input Pulse Voltages	0 to 3V	0.4V to 2.4V
Input and Output Timing Ref. Voltages	1.5V	0.8V and 2V

Figure 3. Testing Input Output Waveform




Figure 4. AC Testing Load Circuit




Table 6. Capacitance (1) $(T_A = 25 \, ^{\circ}C, f = 1 \, MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit
City	Input Capacitance (except BYTEV _{PP})	V _{IN} = 0V		10	pF
C _{IN}	Input Capacitance (BYTEV _{PP})	V _{IN} = 0V		120	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V		12	pF

Note: 1. Sampled only, not 100% tested.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2-line control function which accommodates the use of multiple memory connection. The two-line control function allows:

- a. the lowest possible memory power dissipation
- b. complete assurance that output bus contention will not occur.

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the READ line from the system control bus. This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

/ 4/14

Table 7. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 3.3 \text{V} \pm 5\% \text{ or } 3.3 \text{V} \pm 10\%; V_{PP} = V_{CC})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	$0V \le V_{IN} \le V_{CC}$		±1	μA
ILO	Output Leakage Current	0V ≤ V _{OUT} ≤ V _{CC}		±10	μΑ
laa	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 8MHz$		30	mA
Icc	Supply Current	$\overline{E} = V_{IL}, \overline{G} = V_{IL},$ $I_{OUT} = 0mA, f = 5MHz$		20	mA
I _{CC1}	Supply Current (Standby) TTL	E = V _{IH}		1	mA
I _{CC2}	Supply Current (Standby) CMOS	Ē > V _{CC} − 0.2V		20	μA
I _{PP}	Program Current	V _{PP} = V _{CC}		10	μA
VIL	Input Low Voltage		-0.3	0.8	V
V _{IH} ⁽²⁾	Input High Voltage		2	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = -400μA	2.4		V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Maximum DC voltage on Output is V_{CC} +0.5V.

System Considerations

The power switching characteristics of Advanced CMOS EPROMs require careful decoupling of the supplies to the devices. The supply current I_{CC} has three segments of importance to the system designer: the standby current, the active current and the transient peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device outputs. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a 0.1µF ceramic capacitor is used on every device between V_{CC} and V_{SS}. This should be a high frequency type of low inherent inductance and should be placed as close as possible to the device. In addition, a 4.7µF electrolytic capacitor should be used between V_{CC} and V_{SS} for every eight devices. This

capacitor should be mounted near the power supply connection point. The purpose of this capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Programming


When delivered (and after each erasure for UV EPROM), all bits of the M27V400 are in the '1' state. Data is introduced by selectively programming '0's into the desired bit locations. Although only '0's will be programmed, both '1's and '0's can be present in the data word. The only way to change a '0' to a '1' is by die exposition to ultraviolet light (UV EPROM). The M27V400 is in the programming mode when V_{PP} input is at 12.5V, \overline{G} is at V_{IH} and \overline{E} is pulsed to V_{IL} . The data to be programmed is applied to 16 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL. V_{CC} is specified to be 6.25V \pm 0.25V.

Table 8. Read Mode AC Characteristics ⁽¹⁾ $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 3.3V \pm 5\% \text{ or } 3.3V \pm 10\%; V_{PP} = V_{CC})$

				M27	V400	
Symbol	Alt	Parameter	Test Condition	-10	Unit	
				Min	Min Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100	ns
t _{BHQV}	t _{ST}	BYTE High to Output Valid	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$		100	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	G = V _{IL}		100	ns
t _{GLQV}	toE	Output Enable Low to Output Valid	E = V _{IL}		50	ns
t _{BLQZ} (2)	t _{STD}	BYTE Low to Output Hi-Z	$\overline{E} = V_{IL}, \ \overline{G} = V_{IL}$		45	ns
t _{EHQZ} (2)	t _{DF}	Chip Enable High to Output Hi-Z	$\overline{G} = V_{IL}$	0	45	ns
t _{GHQZ} (2)	t _{DF}	Output Enable High to Output Hi-Z	E = V _{IL}	0	45	ns
t _{AXQX}	ton	Address Transition to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	5		ns
t _{BLQX}	ton	BYTE Low to Output Transition	$\overline{E} = V_{IL}, \overline{G} = V_{IL}$	5		ns


Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} 2. Sampled only, not 100% tested.

Figure 5. Word-Wide Read Mode AC Waveforms



Note: $\overline{\mathsf{BYTE}}\mathsf{V}_{\mathsf{PP}} = \mathsf{V}_{\mathsf{IH}}.$

Figure 6. Byte-Wide Read Mode AC Waveforms



Note: BYTEV_{PP} = V_{IL}.

A0-A17 VALID VALID A-1 tAVQV + tAXQX $\overline{\text{BYTE}}V_{PP}$ **←**tBHQV→ Q0-Q7 DATA OUT tBLQX Hi-Z DATA OUT Q8-Q15 **←**tBLQZ → AI01638B

Figure 7. BYTE Transition AC Waveforms

Note: Chip Enable (\overline{E}) and Output Enable $(\overline{G}) = V_{IL}$.

Table 9. Programming Mode DC Characteristics ⁽¹⁾ $(T_A = 25 \text{ °C}; V_{CC} = 6.25 \text{V} \pm 0.25 \text{V}; V_{PP} = 12.5 \text{V} \pm 0.25 \text{V})$

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	0 ≤ V _{IN} ≤ V _{CC}		±1	μΑ
I _{CC}	Supply Current			50	mA
Ірр	Program Current	E = V _{IL}		50	mA
V _{IL}	Input Low Voltage		-0.3	0.8	V
V _{IH}	Input High Voltage		2.4	V _{CC} + 0.5	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.4	V
V _{OH}	Output High Voltage TTL	I _{OH} = −2.5mA	3.5		V
V _{ID}	A9 Voltage		11.5	12.5	V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.


Table 10. Programming Mode AC Characteristics ⁽¹⁾ $(T_A = 25 \, ^{\circ}\text{C}; \, V_{CC} = 6.25\text{V} \pm 0.25\text{V}; \, V_{PP} = 12.5\text{V} \pm 0.25\text{V})$


Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t _{AVEL}	t _{AS}	Address Valid to Chip Enable Low		2		μs
tQVEL	t _{DS}	Input Valid to Chip Enable Low		2		μs
t _{VPHAV}	t _{VPS}	V _{PP} High to Address Valid		2		μs
tvchav	t _{VCS}	V _{CC} High to Address Valid		2		μs
teleh	t _{PW}	Chip Enable Program Pulse Width		45	55	μs
t _{EHQX}	t _{DH}	Chip Enable High to Input Transition		2		μs
tQXGL	toes	Input Transition to Output Enable Low		2		μs
t _{GLQV}	toE	Output Enable Low to Output Valid			120	ns
t _{GHQZ} (2)	t _{DFP}	Output Enable High to Output Hi-Z		0	130	ns
t _{GHAX}	t _{AH}	Output Enable High to Address Transition		0		ns


Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.

2. Sampled only, not 100% tested.









PRESTO III Programming Algorithm

The PRESTO III Programming Algorithm allows the whole array to be programed with a guaranteed margin in a typical time of 13 seconds. Programming with PRESTO III consists of applying a sequence of 50µs program pulses to each word until a correct verify occurs (see Figure 9). During programing and verify operation a MARGIN MODE circuit is automatically activated to guarantee that each cell is programed with enough margin. No overpromise pulse is applied since the verify in MARGIN MODE provides the necessary margin to each programmed cell.

Program Inhibit

Programming of multiple M27V400s in parallel with different data is also easily accomplished. Except for \overline{E} , all like inputs including \overline{G} of the parallel M27V400 may be common. A TTL low level pulse applied to a M27V400's \overline{E} input and V_{PP} at 12.5V, will program that M27V400. A high level \overline{E} input inhibits the other M27V400s from being programmed.

Program Verify

A verify (read) should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with \overline{E} at V_{IH} and \overline{G} at V_{IL}, V_{PP} at 12.5V and V_{CC} at 6.25V.

Electronic Signature


The Electronic Signature (ES) mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. The ES mode is functional in the 25°C ± 5°C ambient temperature range that is required when programming the M27V400. To activate the ES mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27V400, with $V_{PP} = V_{CC} = 5V$. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH}. All other address lines must be held at VIL during Electronic Signature mode.

Byte 0 ($A0 = V_{IL}$) represents the manufacturer code and byte 1 ($A0 = V_{IH}$) the device identifier code. For the STMicroelectronics M27V400, these two identifier bytes are given in Table 4 and can be read-out on outputs Q7 to Q0.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristics of the M27V400 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27V400 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27V400 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27V400 window to prevent unintentional erasure. The recommended erasure procedure for M27V400 is exposure to short wave ultraviolet light which has a wavelength of 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 30 W-sec/cm². The erasure time with this dosage is approximately 30 to 40 minutes using an ultraviolet lamp with 12000 μ W/cm² power rating. The M27V400 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure

Table 11. Ordering Information Scheme



TR = Tape & Reel Packing

M27V400 is replaced by the M27W400

For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the STMicroelectronics Sales Office nearest to you.

Table 12. FDIP40W - 40 lead Ceramic Frit-seal DIP with window, Package Mechanical Data


C		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
Α			5.72			0.225
A1		0.51	1.40		0.020	0.055
A2		3.91	4.57		0.154	0.180
А3		3.89	4.50		0.153	0.177
В		0.41	0.56		0.016	0.022
B1	1.45	_	_	0.057	_	_
С		0.23	0.30		0.009	0.012
D		51.79	52.60		2.039	2.071
D2	48.26	-	_	1.900	_	_
E	15.24	_	_	0.600	_	_
E1		13.06	13.36		0.514	0.526
е	2.54	-	_	0.100	_	_
ea.	14.99	_	_	0.590	_	_
be		16.18	18.03		0.637	0.710
L		3.18	_		0.125	_
S		1.52	2.49		0.060	0.098
Ø	8.13	-	_	0.320	_	_
α		4°	11°		4°	11°
N		40			40	•

Drawing is not to scale.

Table 13. PDIP40 - 40 pin Plastic DIP, 600 mils width, Package Mechanical Data

Cromb		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
Α	4.45	_	_	0.175	-	-
A1	0.64	0.38	_	0.025	0.015	-
A2		3.56	3.91		0.140	0.154
В		0.38	0.53		0.015	0.021
B1		1.14	1.78		0.045	0.070
С		0.20	0.31		0.008	0.012
D		51.78	52.58		2.039	2.070
D2	48.26	_	-	1.900	_	_
Е		14.80	16.26		0.583	0.640
E1		13.46	13.99		0.530	0.551
e1	2.54	_	_	0.100	_	_
ea.	15.24	_	_	0.600	_	
be		15.24	17.78		0.600	0.700
L		3.05	3.81		0.120	0.150
S		1.52	2.29		0.060	0.090
α		0°	15°		0°	15°
N		40			40	•

Figure 11. PDIP40 - 40 lead Plastic DIP, 600 mils width, Package Outline



Drawing is not to scale.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is registered trademark of STMicroelectronics ® 2000 STMicroelectronics - All Rights Reserved

All other names are the property of their respective owners.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com