


C-MOS TFT-LCD MODULE TIMING CONTROL

—TOP VIEW—

(V_{DD} =+5V)

PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	—	NC	13	I	MUTE	25	O	SPD	37	I	TSI 2
2	O	FRPC	14	O	VS _Y	26	O	CLD	38	I	TSI 3
3	I	VIN	15	—	NC	27	O	OSCO	39	I	TSI 4
4	O	SYNO	16	—	NC	28	I	OSCI	40	I	TSI 5
5	O	HSY	17	—	NC	29	—	NC	41	I	TSI 6
6	—	NC	18	O	TSO1	30	—	V _{DD}	42	I	TSI 7
7	—	GND	19	—	NC	31	—	GND	43	I	TSI 8
8	O	RES	20	—	NC	32	—	NC	44	—	NC
9	O	FRPV	21	O	SPS	33	I	LOWI	45	—	NC
10	I	SYNI	22	O	CLS	34	O	TSO2	46	O	TSO3
11	I	N/P	23	O	LOW	35	I	TSI1	47	I	BLKI
12	—	NC	24	—	NC	36	O	PDP	48	O	BLKO

28	OSCI	BLKO	48
11	N/P	HSY	5
3	VIN	OSCO	27
33	LOWI	SPD	25
		CLD	26
		RES	8
		CLS	22
		SPS	21
		FRPV	9
		FRPC	2
		VS _Y	14
		LOW	23
47	BLKI	PDP	36
13	MUTE	SYNO	4
10	SYNI		
35	TSI1	TSO1	18
37	TSI2	TSO2	34
38	TSI3	TSO3	46
39	TSI4		
40	TSI5		
41	TSI6		
42	TSI7		
43	TSI8		

INPUT

BLKI ; PLL PHASE COMPARISON
 LOWI ; INITIAL RESET
 MUTE ; SYNC ADJUST
 N/P ; NTSC/PAL SELECT
 OSCI ; CLOCK OSCILLATOR
 SYNI ; COMPOSITE SYNC
 TSI1-TSY8 ; TEST
 VIN ; VERTICAL SYNC

OUTPUT

BLKO ; PLL PHASE COMPARISON
 CLD ; SOURCE DRIVER CLOCK
 CLS ; GATE DRIVER CLOCK
 FRPC ; COMMON-ELECTRODE DRIVE
 SIGNAL POLARITY INVERSION
 FRPV ; VIDEO SIGNAL POLARITY INVERSION
 HSY ; HORIZONTAL SYNC
 LOW ; GATE DRIVER CONTROL
 OSCO ; CLOCK OSCILLATOR
 PDP ; PLL PHASE COMPARISON CIRCUIT
 RES ; SOURCE DRIVER CONTROL
 SPD ; SOURCE DRIVER START
 SPS ; GATE DRIVER START
 SYNO ; COMPOSITE SYNC (VERTICAL SYNC SEP.)
 TSO1-TSO3 ; TEST
 VS_Y ; VERTICAL SYNC

