LZ93B53

DESCRIPTION


The LZ93B53 is a CMOS synchronous signal generator LSI which provides B/W TV synchronous pulses and video signal processing pulses, in combination with the timing signal generator LSI (LZ93N61, LZ95F50, or LZ93F33).

FEATURES


- . Switchable between 270000 pixels B/W CCD and 320000 pixels B/W CCD
- . Switchable between EIA and CCIR systems
- Single + 5 V power supply
- . External synchronization is possible
- . Package: 1 8-pin MFP(MFPOI 8-P)

Synchronous Signal Generator for CCD

PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL RATING		UNIT
Power voltage	Vcc − 0.3 to 7.0		V
Input voltage	VI	-0.3 to V∞+0.3	3 v
Output voltage	Vo	- 0.3 to Vcc + 0.3	٧
Operating temperature	Topr	-20 to +70	°C
Storage temperature	Tstg	-55 to +150	°C

DC CHARACTERISTICS

 $(Vcc = +5 V \pm 10\%, Ta = -20 to +70°C)$

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT	NOTE
Low level input voltage	VIL				1,5	V	4
High level input voltage	Vн		3.5			V	
High level threshold voltage	VT+	Schmitt buffer			3.7	V	
Low level threshold voltage	V T -	Schmitt buffer	1,0			٧	2
Hysteresis voltage	V T+ - V T -	Schmitt buffer	0.4			٧	
Low level output voltage	Vol	loL =4 mA			0.4	٧	3
High level output voltage	Vон	loh = -2 mA	4.0			V	3
Low level input current	IIL1	V1=0 V			1.0	μΑ	4
Low level input current	IL2	V=0 V	8.0		60	μA	5
High level input current		VI = VCC			1.0	μА	6
High level input current	liH2	VI = Vcc	8.0		60	μΑ	7

NOTES:

- 1. Applied to inputs (IC, ICU, ICD).
- 2. Applied to input (ICSU).
- 3. Applied to all outputs (0).
- 4. Applied to inputs (IC, ICU, ICSU).
- 5. Applied to input (ICD).
- 6. Applied to inputs (IC, ICD).
- 7. Applied to inputs (ICU,ICSU).

PIN FUNCTION

PIN F	PIN FUNCTION							
N 10.	SYMBOL	1/0	POLARITY	PIN NAME	FON	VOTION		
1	CLKI	I C	M	Main clock	This is a pin to input the reference of the ho This pin should be con LSI. The frequency varies 5) as follows. • EIA system 270000 pixels fck 360000 pixels fck . CCIR system 320000 pixels fck 420 000 pixels fck	rizontal and vonected to DO is depending of the second sec	ertical pulses. on the timing on CKMD (pin Hz(606 fH) MHz(808 fH)	
2	CLKO	0	M	Clock out	This is an inverted out	out pin for CL	KI (pin 1).	
3	TVMD	ICD	-	TV mode select	This is a pin to select ■ Low level : EIA sy ■ High level : CCIR s	stem		
4	CPMD	ICU	-	Clamp pulse mode select	•	e vertical blar utputs continu	nking period. ous pulses. composite no effective	
5	СКМД	ICU	-	Clock mode select	This is an input pin to s in accordance with the Frequency division output CKMD Number of pixels	•	-	
6	VRI	ICSU	u	Vertical reset	This is an input pin for which is used to apply the counter (2 fck counting. Since the rise of horizontal synchronous times as high as the vertical pulses which frequency from the confrom other equipment a phase difference of with the start timing signal. When the interal the High level should signed as a schmitt tri	y vertical syncher) on the synchrity over the input at VRI i frequency (2 fly internal freque were separate emposite synchare used, the less than 1/2 of the vertical synchronization synchronization of the selected. The	chronization to ynchronization. internal resets taken at the H) which is two ncy, when the d in terms of the internal fall must have the compared synchronous on is obtained,	
7	TST ₁	ICD	-	Test tarminal 1	This is an input pin for should be open or at			

PIN NO.	SYMBOL	I/O	OLARITY	PIN NAME	FUNCTION
8	TST2	ICD		Test tarminal 2	This is an input pin for tests. Typically, this pin should be open or at the Low level.
9	GND	1		Ground	This is a grounding pin.
10	ВСРі	0	Л	Optical block clamp pulse	This pin output pulse which is used to clamp optical black on each line of the sensor output, Typically, these are horizontal synchronization continuous pulses. However, setting CPMD (pin 4) to the Low level allows the composite output which becomes the Low level while there is no effective pixel within the vertical blanking period.
11	CSYN	0	Ţ	Composite synchronous signal	This pin outputs EIA and CCIR standard composite synchronous signals. ■ EIA system : Compatible with RS-170 . CCIR system : Compatible with CCIR
12	HBLK	0		Horizontal blanking pulse	This pin outputs a pulse to stop the horizontal trans- fer pulses which drive the horizontal register in the area sensor.
13	CBLK	0	Л	Composite blanking pulse	This pin outputs pulses which are used for video blanking in the encoder EIA system : 11.01 μ s, V20 H is cleared CCIR system : 12.12 μ s, V25 H is cleared.
14	HD2	0		Horizontal drive pulse 2	This pin outputs pulses which are synchronous with the start of each line and used as the H reference of the timing LSI.
15	HDI	0	L	Horizontal drive pulse 1	This pin outputs pulses which are synchronous with the start of each line and used as the H reference of external equipment.
16	VD2	0	n	Vertical drive pulse 2	This pin outputs pulses which are obtained at the start of each field and used as the V reference of the timing LSI.
17	VDI	0		Vertical drive pulse 1	This pin outputs pulses which are obtained at the start of each field and used as the V reference of external equipment.
18	Vcc	_	_	Power supply	supply +5 V power

C: Input Din (CMOS level).

ICU: Input pin (CMOS level with pull-up resistor).
ICD: Input pin (CMOS level with pull-down resistor).


ICSU : Schmitt-trigger input pin (CMOS level with pull-up resistor)

Output pin

TIMING DIAGRAM

VERTICAL TIMING < EIA >

(ODD FIELD)




(EVEN FIELD)




VERTICAL TIMING < CCIR >


(1st, 3rd FIELD)



(2nd, 4th FIELD)




HORIZONTAL TIMING < EIA >



NOTES:

- . Applied to the CCD of 542 horizontal pixels (CKMD = H) : A= 3.88, B $^{\circ}$ 2.94, C * 8.60
- Applied to the CCD of 726 horizontal pixels (CKMD = L): A=3.93, B =2.91, C =8.57

HORIZONTAL TIMING < CCIR>



NOTES :

- Applied to the CCD of 542 horizontal pixels (CKMD = H): A =3.83, B =2.90, C= 9.73
- \bullet Applied to the CCD of 726 horizontal pixels (CKMD = L) : A = 3.88, B =2.87, C=9.70