

TO							
	•						
10	•						

REFERENCE

DEVICE SPECIFICATION FOR

1/2-inch type solid state color imaging device

for NTSC system

MODEL NO.

LZ2113Y

SPEC. NO.: EL035011A ISSUE: JUN. 25, 1991

CUSTOMER'S APPROVAL

DATE:			
	PRESENTED	S. Naka	
BY:	BY: -	, , occ 10th	

S. NAKA

Dept. Manager

APPROVED BY:

PREPARED BY:

K. Misewa E. Kozamu

Development Dept. 4

VLSI Laboratories

Integrated Circuits Group

SHARP CORPORATION

2.2492



LZ2113Y

3. PIN ASSIGNMENT AND PIN IDENTIFICATION

OFD	CGND	NС	ø V 3	ø ₹ 2	φ V 4	ø V 1	ΝС	NС	PW
2 0	1 9	1 8	1 7	1 6	1 5	1 4	1 3	1 2	1 1

L Z 2 1 1 3 Y

∇									
1	2	3	4	5	6	7	8	9	10
ø R S	R D	AGND	NC	o s	OD	ø H 2	ø H 1	Т 1	Т2

Symbol	Pin name
R D	Reset transistor drain
O D	Output transistor drain
OS	Video output
φRS	Reset transistor gate clock
φ V 1, φ V 2, φ V 3, φ V 4	Vertical shift register gate clock
φ H 1, φ H 2	Horizontal shift register gate clock
OFD	Overflow drain
PW	P type well
AGND	Analog part ground
CGND	Clock part ground
T1, T2	Test terminals
NC	Non-connection

4. ABSOLUTE MAXIMUM RATING

 $(Ta = 25 ^{\circ}C)$

Symbol	Rating	Unit
VOD	0 to +18	V
VRD	0 to +18	V
VOFD	0 to +55	V
V T 1	-0.3 to +18	V
V T 2	0 to +18	٧
V ø R S	-0.3 to +18	V
VφV	- 10 to +18	V
VφH	-0.3 to +18	٧
VP₩-V φ V	- 26 to 0	٧
Tstg	- 20 to +80	ಭ
Topr	- 20 to +70	Ç
	V O D V R D V O F D V T 1 V T 2 V φ R S V φ V V φ H VPW-V φ V T stg	VOD 0 to +18 VRD 0 to +18 VOFD 0 to +55 VT 1 -0.3 to +18 VT 2 0 to +18 V Φ R S -0.3 to +18 V Φ V - 10 to +18 V Φ H -0.3 to +18 VPW-V Φ V - 26 to 0 T stg - 20 to +80

LZ2113Y

5. RECOMMENDED OPERATING CONDITIONS

	Item		Symbol	Minimum	Typical	Maximum	Unit
Operating a	ambient t	empetarure	Topr		2 5. 0		ಌ
Output trai	nsistor d	rain voltage	VOD	14.5	15. 0	16.0	V
Reset trans	sistor dr	ain voltage	VRD		VOD		V
Overflow	When DC i	s applied(notel)	VOFD	5. 0	(adj.)	19.0	V
drain	When puls	e is applied	V φ OFD	22. 0			V
voltage	p-p leve	1 (note2)					
Analog part	t ground		AGND	-	0.0	-	V
Clock part	ground		CGND	-	0.0	-	V
P-well vol	tage		VPW	-9. 5		VøVL	V
Test termin	nal, T1		V T 1	-	0.0	~	V
Test termin	nal, T2		V T 2	-	YOD	-	V
		LOW level	V φ V1L, V φ V2L	-9. 5	-9. 0	-8.5	V
			V φ V3L, V φ V4L				
Vertical sh	hift	INTERMEDIATE	V φ V1I, V φ V2I		0.0		V
register cl	lock	level	V φ V3I, V φ V4I				
		HIGH level	V φ V1H, V φ V3H	14. 5	15. 0	15. 5	V
Horizontal	shift	LOW level	V φ H1L, V φ H2L	-0. 05	0.0	0.05	V
register cl	lock	HIGH level	V φ H1H, V φ H2H	4.7	5. 0	6.0	V
Reset gate	clock	LOW level	V φ RSL	-0.1	0.0	0.1	V
		HIGH level	V ø RSH	8.0	9.0	10.0	V
Frequency							
Vertical shift register clock		f φ V1, f φ V2		15. 73		KHz	
			f φ V3, f φ V4				
Horizontal	shift re	gister clock	f φ H1, f φ H2		9. 53		МНz
Reset gate	clock		f φRS		9. 53		MHz


(notel) When DC voltage is applied, shutter speed is 1/60 seconds.

(note2) When pulse is applied, shutter speed is less than $1/60\ \text{seconds}.$

6. CHARACTERISTICS

No.	Item	Symbol	Note	Min.	Тур.	Max.	Unit
1	Photo response non-uniformity	PRNU	(a)			10	%
2	Carrier saturation	Vsat	(b)	450			m V
3	Dark output voltage	Vdark	(c)		0.3	3. 0	m V
4	Dark signal non-uniformity	DSNU	(d)		0.6	2.0	m V
5	Sensitivity	R	(e)	400	520		m V
6	Ganna	γ	_		1		
7	Smear ratio	SMR	(f)		0.005	0.016	%
8	Image lag	ΑI	(g)			1.0	%
9	Blooming suppression ratio	ABL	(h)	1000			
10	Current dissipation	Iop			4.0	8.0	m A
11	Output impedance	Ro			300		Ω
12	Dark noise	Vnoise	(i)		0. 2	0.3	m V
13	OB difference in level		(j)			1.0	m V
14	Vector breakup		(k)			5. 0	°, %
15	Line crawling		(1)			3. 0	%
16	Luminance flicker		(m)			2. 0	%





CCD sensor imaging area sensor pattern recognition timing generator vertical driver white balance