

SHARP

TO: _____

REFERENCE

DEVICE SPECIFICATION FOR

1/2-inch type solid state color imaging device

for NTSC system

MODEL NO.

L Z 2 1 1 3 Y

SPEC. NO. : EL035011A

ISSUE: JUN. 25, 1991

CUSTOMER'S APPROVAL

DATE: _____

BY: _____

PRESENTED

BY: _____

S. Naka

S. NAKA

Dept. Manager

APPROVED BY:

PREPARED BY:

K. Misawa

E. Koyama


Development Dept. 4

VLSI Laboratories

Integrated Circuits Group

SHARP CORPORATION

2.24'92.



3. PIN ASSIGNMENT AND PIN IDENTIFICATION

OFD	CGND	NC	$\phi V3$	$\phi V2$	$\phi V4$	$\phi V1$	NC	NC	PW
20	19	18	17	16	15	14	13	12	11
<div style="text-align: center; font-size: 2em; margin-top: 20px;">LZ2113Y</div> <div style="text-align: center; margin-top: 20px;">▽</div>									
1	2	3	4	5	6	7	8	9	10
ϕRS	RD	AGND	NC	OS	OD	$\phi H2$	$\phi H1$	T1	T2

Symbol	Pin name
RD	Reset transistor drain
OD	Output transistor drain
OS	Video output
ϕRS	Reset transistor gate clock
$\phi V1, \phi V2, \phi V3, \phi V4$	Vertical shift register gate clock
$\phi H1, \phi H2$	Horizontal shift register gate clock
OFD	Overflow drain
PW	P type well
AGND	Analog part ground
CGND	Clock part ground
T1, T2	Test terminals
NC	Non-connection

4. ABSOLUTE MAXIMUM RATING(T_a = 25°C)

Item	Symbol	Rating	Unit
Output transistor drain voltage	V _{OD}	0 to +18	V
Reset transistor drain voltage	V _{RD}	0 to +18	V
Overflow drain voltage	V _{OFD}	0 to +55	V
Test terminal, T1	V _{T1}	-0.3 to +18	V
Test terminal, T2	V _{T2}	0 to +18	V
Reset gate clock voltage	V _{ϕRS}	-0.3 to +18	V
Vertical shift register clock voltage	V _{ϕV}	-10 to +18	V
Horizontal shift register clock voltage	V _{ϕH}	-0.3 to +18	V
PW and vertical clock voltage difference	V _{PW-ϕV}	-26 to 0	V
Storage temperature	T _{stg}	-20 to +80	°C
Operating ambient temperature	T _{opr}	-20 to +70	°C

5. RECOMMENDED OPERATING CONDITIONS


Item		Symbol	Minimum	Typical	Maximum	Unit
Operating ambient temperature		T _{opr}		25.0		°C
Output transistor drain voltage		V _{OD}	14.5	15.0	16.0	V
Reset transistor drain voltage		V _{RD}		V _{OD}		V
Overflow drain voltage	When DC is applied(note1)	V _{OFD}	5.0	(adj.)	19.0	V
	When pulse is applied	V _{φOFD}	22.0			V
	p-p level (note2)					
Analog part ground		A _{GND}	-	0.0	-	V
Clock part ground		C _{GND}	-	0.0	-	V
P-well voltage		V _{PW}	-9.5		V _{φVL}	V
Test terminal, T1		V _{T1}	-	0.0	-	V
Test terminal, T2		V _{T2}	-	V _{OD}	-	V
Vertical shift register clock	LOW level	V _{φV1L} , V _{φV2L} V _{φV3L} , V _{φV4L}	-9.5	-9.0	-8.5	V
	INTERMEDIATE level	V _{φV1I} , V _{φV2I} V _{φV3I} , V _{φV4I}		0.0		V
	HIGH level	V _{φV1H} , V _{φV3H}	14.5	15.0	15.5	V
Horizontal shift register clock	LOW level	V _{φH1L} , V _{φH2L}	-0.05	0.0	0.05	V
	HIGH level	V _{φH1H} , V _{φH2H}	4.7	5.0	6.0	V
Reset gate clock	LOW level	V _{φRSL}	-0.1	0.0	0.1	V
	HIGH level	V _{φRSH}	8.0	9.0	10.0	V
Frequency						
Vertical shift register clock		f _{φV1} , f _{φV2} f _{φV3} , f _{φV4}		15.73		KHz
Horizontal shift register clock		f _{φH1} , f _{φH2}		9.53		MHz
Reset gate clock		f _{φRS}		9.53		MHz

(note1) When DC voltage is applied, shutter speed is 1/60 seconds.

(note2) When pulse is applied, shutter speed is less than 1/60 seconds.

6. CHARACTERISTICS

No.	Item	Symbol	Note	Min.	Typ.	Max.	Unit
1	Photo response non-uniformity	PRNU	(a)			10	%
2	Carrier saturation	V _{sat}	(b)	450			mV
3	Dark output voltage	V _{dark}	(c)		0.3	3.0	mV
4	Dark signal non-uniformity	DSNU	(d)		0.6	2.0	mV
5	Sensitivity	R	(e)	400	520		mV
6	Gamma	γ			1		
7	Smear ratio	SMR	(f)		0.005	0.016	%
8	Image lag	AI	(g)			1.0	%
9	Blooming suppression ratio	ABL	(h)	1000			
10	Current dissipation	I _{op}			4.0	8.0	mA
11	Output impedance	R _o			300		Ω
12	Dark noise	V _{noise}	(i)		0.2	0.3	mV
13	OB difference in level		(j)			1.0	mV
14	Vector breakup		(k)			5.0	°, %
15	Line crawling		(l)			3.0	%
16	Luminance flicker		(m)			2.0	%



尺 度 SCALE	单 位 UNIT	△			
/	1 = 1 mm	△			
材 質 MATERIAL	仕 上 FINISH	名 称 NAME	DMPG200		
	TIN Plating	3 - F CODE			
開発部 (IC GROUP)		2			
DEVELOPMENT DEPT.S		3			
SHARP CORPORATION		GRAPHING No.	GDG020A-0EE-0		

CCD sensor imaging area sensor pattern recognition timing generator vertical driver white balance