

INITIAL RELEASE Final Electrical Specifications LTC1754-5

Micropower, Regulated 5V Charge Pump with Shutdown in SOT-23

September 1999

FEATURES

- Ultralow Power: I_{IN} = 13µA
- Regulated 5V ±4% Output Voltage
- Output Current: 50mA ($V_{IN} \ge 3.0V$) 25mA ($V_{IN} \ge 2.7V$)
- Input Range: 2.7V to 5.5V
- No Inductors Needed
- Very Low Shutdown Current: <1µA</p>
- Shutdown Disconnects Load from VIN
- Internal Oscillator: 700kHz
- Short-Circuit and Overtemperature Protected
- Ultrasmall Application Circuit: (0.052 Inch²)
- 6-Pin SOT-23 Package

APPLICATIONS

- SIM Interface Supplies for GSM Cellular Telephones
- Li-Ion Battery Backup Supplies
- Local 3V to 5V Conversion
- Smart Card Readers
- PCMCIA Local 5V Supplies

TYPICAL APPLICATION

$V_{OUT} = 5V \pm 4\%$ $I_{OUT} = 0mA TO 25mA, V_{IN} > 2.7V$ $I_{OUT} = 0mA TO 50mA, V_{IN} > 3.0V$ $I_{OH}F = 2$ $GND V_{IN}$ $V_{IN} = 10\mu F$ $V_{IN} = 10\mu F$ $V_{IN} = 10\mu F$ $V_{IN} = 10\mu F$

Regulated 5V Output from a 2.7V to 5.5V Input

DESCRIPTION

The LTC[®]1754-5 is a micropower charge pump DC/DC converter that produces a regulated 5V output. The input voltage range is 2.7V to 5.5V. Extremely low operating current (13µA typical with no load) and a low external parts count (one 1µF flying capacitor and two small bypass capacitors at V_{IN} and V_{OUT}) make the LTC1754-5 ideally suited for small, battery-powered applications. The total component area of the application circuit shown below is only 0.052 inch².

The LTC1754-5 operates as a Burst ModeTM switched capacitor voltage doubler to produce a regulated output. It has thermal shutdown capability and can survive a continuous short circuit from V_{OUT} to GND.

The LTC1754-5 is available in a 6-pin SOT-23 package.

T, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a trademark of Linear Technology Corporation.

Output Voltage vs Supply Voltage





Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

ABSOLUTE MAXIMUM RATINGS

(Note	1)
-------	----

V _{IN} to GND	0.3V to 6V
V _{OUT} to GND	0.3V to 6V
SHDN to GND	0.3V to 6V
V _{OUT} Short-Circuit Duration	Indefinite
Operating Temperature Range (Note 3	3) −40°C to 85°C
Storage Temperature Range	65°C to 150°C
Lead Temperature (Soldering, 10 sec))300°C

PACKAGE/ORDER INFORMATION



Consult factory for Industrial and Military grade parts.

ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. V_{IN} = 2.7V to 5.5V, C_{FLY} = 1µF (Note 2), C_{IN} = 10µF, C_{OUT} = 10µF, T_{MIN} to T_{MAX}, unless otherwise noted. (Note 3)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IN}	Input Supply Voltage			2.7		5.5	V
V _{OUT}	Output Voltage	$\begin{array}{l} 2.7V \leq V_{IN} \leq 5.5V, \ I_{OUT} \leq 25mA \ (Note \ 4) \\ 3.0V \leq V_{IN} \leq 5.5V, \ I_{OUT} \leq 50mA \ (Note \ 4) \end{array}$	•	4.8 4.8	5 5	5.2 5.2	V V
I _{CC}	Operating Supply Current	$2.7V \le V_{IN} \le 5.5V$, $I_{OUT} = 0mA$, $\overline{SHDN} = V_{IN}$			13	30	μΑ
I _{SHDN}	Shutdown Supply Current	$\begin{array}{l} 2.7V \leq V_{IN} \leq 3.6V, \ I_{OUT} = 0mA, \ \overline{\underline{SHDN}} = 0V \\ 3.6V \leq V_{IN} \leq 5.5V, \ I_{OUT} = 0mA, \ \overline{SHDN} = 0V \end{array}$	•		0.01	1 2.5	μA μA
V _R	Output Ripple	V _{IN} = 3V, I _{OUT} = 50mA		65 mV		mV _{P-P}	
η	Efficiency	V _{IN} = 3V, I _{OUT} = 50mA			82.7		%
f _{OSC}	Switching Frequency	Oscillator Free Running			700		kHz
V _{IH}	SHDN Input Threshold (High)			1.4			V
V _{IL}	SHDN Input Threshold (Low)					0.3	V
IIH	SHDN Input Current (High)	$\overline{\text{SHDN}} = V_{\text{IN}}$		-1		1	μΑ
IIL	SHDN Input Current (Low)	SHDN = 0V		-1		1	μΑ
t _{ON}	V _{OUT} Turn-On Time	$V_{IN} = 3V, I_{OUT} = 0mA$			0.4		ms
I _{SC}	Output Short-Circuit Current	$V_{IN} = 3V, V_{OUT} = 0V, \overline{SHDN} = 3V$			150		mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: 0.6µF is the minimum required C_{FLY} capacitance for rated output current capability. Depending on the choice of capacitor material, a somewhat higher value of capacitor may be required to attain 0.6µF over temperature.

Note 3: The LTC1754ES6-5 is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 4: V_{OUT} is not directly tested under heavy loads and low supply voltage conditions. Charge pump strength is measured directly by operating the LTC1754-5 in an open-loop configuration.



TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS (T_A = 25° C)



PIN FUNCTIONS

 V_{OUT} (Pin 1): Regulated Output Voltage. For best performance, V_{OUT} should be bypassed with a 6.8 μF (min) low ESR capacitor as close as possible to the pin.

GND (Pin 2): Ground. Should be tied to a ground plane for best performance.

SHDN (Pin 3): Active Low Shutdown Input. A low on SHDN disables the LTC1754-5. SHDN must not be allowed to float.

C⁻ (Pin 4): Flying Capacitor Negative Terminal.

 V_{IN} (Pin 5): Input Supply Voltage. V_{IN} should be bypassed with a 6.8 μF (min) low ESR capacitor.

C+ (Pin 6): Flying Capacitor Positive Terminal.

SIMPLIFIED BLOCK DIAGRAM





APPLICATIONS INFORMATION

Operation (Refer To Block Diagram)

The LTC1754-5 uses a switched-capacitor charge pump to boost V_{IN} to a regulated 5V $\pm4\%$ output voltage. Regulation is achieved by sensing the output voltage through an internal resistor divider and enabling the charge pump when the divided output drops below the lower trip point of COMP1. When the charge pump is enabled, a two-phase nonoverlapping clock activates the charge pump switches. The flying capacitor is charged to V_{IN} on phase one of the clock. On phase two of the clock it is stacked in series with V_{IN} and connected to V_{OUT} . This sequence of charging and discharging the flying capacitor continues at a free running frequency of 700kHz (tvp). Once the attenuated output voltage reaches the upper trip point of COMP1, the charge pump is disabled. When the charge pump is disabled the LTC1754-5 draws only 13µA from V_{IN} thus providing high efficiency under low load conditions.

In shutdown mode all circuitry is turned off and the LTC1754-5 draws only leakage current from the V_{IN} supply. Furthermore, V_{OUT} is disconnected from V_{IN}. The SHDN pin is a CMOS input with a threshold voltage of approximately 0.8V, but may be driven to a logic level that exceeds V_{IN}. The LTC<u>1754-5</u> is in shutdown when a logic low is applied to the SHDN pin. Since the SHDN pin is a high impedance CMOS input it should never be allowed to float. To ensure that its state is defined, it must always be driven with a valid logic level.

Power Efficiency

The efficiency (η) of the LTC1754-5 is similar to that of a linear regulator with an effective input voltage of twice the actual input voltage. This results because the input current for a voltage doubling charge pump is approximately twice the output current. In an ideal voltage doubling regulator the power efficiency would be given by:

$$\eta = \frac{P_{OUT}}{P_{IN}} = \frac{(V_{OUT})(I_{OUT})}{(V_{IN})(2I_{OUT})} = \frac{V_{OUT}}{2V_{IN}}$$

At moderate-to-high output power, the switching losses and quiescent current of the LTC1754-5 are negligible and the expression above is valid. For example with $V_{IN} = 3V$,

 I_{OUT} = 20mA and V_{OUT} regulating to 5V, the measured efficiency is 82.7%, which is in close agreement with the theoretical 83.3% calculation. The LTC1754-5 continues to maintain good efficiency even at fairly light loads because of its inherently low power design.

Short-Circuit/Thermal Protection

During short-circuit conditions, the LTC1754-5 will draw between 100mA and 200mA from V_{IN} causing a rise in the junction temperature. On-chip thermal shutdown circuitry disables the charge pump once the junction temperature exceeds approximately 150°C and reenables the charge pump once the junction temperature drops back to approximately 140°C. The LTC1754-5 will cycle in and out of thermal shutdown indefinitely without latchup or damage until the short circuit on V_{OUT} is removed.

Capacitor Selection

The style and value of capacitors used with the LTC1754-5 determine several important parameters such as output ripple, charge pump strength and turn-on time.

To reduce noise and ripple, it is recommended that low ESR (<0.1 Ω) capacitors be used for both C_{IN} and C_{OUT}. These capacitors should be either ceramic or tantalum and be 6.8 μ F or greater. Aluminum capacitors are not recommended because of their high ESR. If the source impedance to V_{IN} is very low up to several megahertz, C_{IN} may not be needed.

A ceramic capacitor is recommended for the flying capacitor with a value in the range of 1μ F to 2.2μ F. Note that a large value flying capacitor (> 2.2μ F) will increase output ripple unless C_{OUT} is also increased. For very low load applications, C_{FLY} may be reduced to 0.01μ F to 0.047μ F. This will reduce output ripple at the expense of maximum output current and efficiency.

In order to achieve the rated output current it is necessary to have at least 0.6μ F of capacitance for the flying capacitor. Capacitors of different material lose their capacitance over temperature at different rates. For example, a ceramic capacitor made of X7R material will retain most of its capacitance from -40° C to 85° C, whereas a Z5U or Y5V style capacitor will lose considerable capacitance over that range. The capacitor manufacturer's data sheet should be



APPLICATIONS INFORMATION

consulted to determine what style and value of capacitor is needed to ensure $0.6\mu F$ at all temperatures.

Output Ripple

Low frequency *regulation mode* ripple exists due to the hysteresis in the sense comparator and propagation delay in the charge pump control circuit. The amplitude and frequency of this ripple are heavily dependent on the load current, the input voltage and the output capacitor size. For large V_{IN} the ripple voltage can become substantial because the increased strength of the charge pump causes fast edges that may outpace the regulation circuitry. Generally the regulation ripple has a sawtooth shape associated with it.

A high frequency ripple component may also be present on the output capacitor due to the charge transfer action of the charge pump. In this case the output can display a voltage pulse during the charging phase. This pulse results from the product of the charging current and the ESR of the output capacitor. It is proportional to the input voltage, the value of the flying capacitor and the ESR of the output capacitor.

Typical combined output ripple with $V_{IN} = 3V$ under maximum load is $65mV_{P-P}$ using a low ESR 10μ F output capacitor. A smaller output capacitor and/or larger output current load will result in higher ripple due to higher output voltage slew rates.

There are several ways to reduce output voltage ripple. For applications requiring VIN to exceed 3.3V or for applications requiring <100mV of peak-to-peak ripple, a larger C_{OUT} capacitor (22µF or greater) is recommended. A larger capacitor will reduce both the low and high frequency ripple due to the lower charging and discharging slew rates, as well as the lower ESR typically found with higher value (larger case size) capacitors. A low ESR ceramic output capacitor will minimize the high frequency ripple, but will not reduce the low frequency ripple unless a high capacitance value is used. To reduce both the low and high frequency ripple, a reasonable compromise is to use a 10μ F to 22μ F tantalum capacitor in parallel with a 1μ F to 3.3µF ceramic capacitor on V_{OUT}. An R-C filter may also be used to reduce high frequency voltage spikes (see Figure 1).



Figure 1. Output Ripple Reduction Techniques

In low load or high V_{IN} applications, smaller values for the flying capacitor may be used to reduce output ripple. A smaller flying capacitor (0.01µF to 0.47µF) delivers less charge per clock cycle to the output capacitor resulting in lower output ripple. However, with a smaller flying capacitor, the maximum available output current will be reduced along with the efficiency.

Note that when using a larger output capacitor the turn on time of the device will increase.

Inrush Currents

During normal operation V_{IN} will experience current transients in the 50mA to 100mA range whenever the charge pump is enabled. However during start-up, inrush currents may approach 250mA. For this reason it is important to minimize the source impedance between the input supply and the V_{IN} pin. Too much source impedance may result in regulation problems or prevent start-up.

Ultralow Quiescent Current (I_Q = 4 μ A) Regulated Supply

the LTC1754-5 contains an internal resistor divider (refer to the Simplified Block Diagram) that typically draws 1.5μ A from V_{OUT}. During no-load conditions, this internal load causes a droop rate of only 150mV per second on V_{OUT} with C_{OUT} = 10 μ F. Applying a 2Hz to 100Hz, 2% to 5% duty cycle signal to the SHDN pin ensures that the circuit of Figure 2 comes out of shutdown frequently enough to maintain regulation. Since the LTC1754-5 spends nearly the entire time in shutdown, the no-load quiescent current is approximately (V_{OUT})(1.5 μ A)/(η V_{IN}).

The LTC1754-5 must be out of shutdown for a minimum duration of $200\mu s$ to allow enough time to sense the output



APPLICATIONS INFORMATION

and keep it in regulation. A 2Hz, 2% duty cycle signal will keep V_{OUT} in regulation under no-load conditions. As the V_{OUT} load current increases, the frequency with which the



LOW IQ MODE (2Hz TO 100Hz, 2% TO 5% DUTY CYCLE) 1754-5 F02





Figure 3. No-Load Supply Current vs Supply Voltage for the Circuit Shown in Figure 2

LTC1754-5 is taken out of shutdown must also be increased to prevent V_{OUT} from drooping below 4.8V during the OFF phase. A 100Hz, 2% duty cycle signal on the SHDN pin ensures proper regulation with load currents as high as 100 μ A. When a load current greater than 100 μ A is needed, the SHDN pin must be forced high as in normal operation. The typical no-load supply current for this circuit with V_{IN} = 3V is only 4 μ A.

Layout Considerations

Due to high switching frequency and high transient currents produced by the LTC1754-5, careful board layout is necessary. A true ground plane and short connections to all capacitors will improve performance and ensure proper regulation under all conditions. Figure 4 shows the recommended layout configuration



Figure 4. Recommended Layout

PACKAGE DESCRIPTION

Dimensions in inches (millimeters), unless otherwise noted.





TYPICAL APPLICATION



Low Power Battery Backup with Autoswitchover and No Reverse Current

RELATED PARTS

8

PART NUMBER	DESCRIPTION	COMMENTS
LT1054	High Power Doubler Charge Pump	Up to 100mA Output, V_{IN} = 3.5V to 15V, SO-8 Package
LTC1144	Charge Pump Inverter with Shutdown	V _{IN} = 2V to 18V, 15V to -15V Supply
LTC1262	12V, 30mA Flash Memory Prog. Supply	Regulated 12V \pm 5% Output, I _Q = 500 μ A
LTC1514/LTC1515	Buck/Boost Charge Pumps with $I_Q = 60\mu A$	50mA Output at 3V, 3.3V or 5V; 2V to 10V Input
LTC1516	Micropower 5V Charge Pump	$I_Q = 12\mu A$, Up to 50mA Output, $V_{IN} = 2V$ to 5V
LTC1517-5/LTC1517-3.3	Micropower 5V/3.3V Doubler Charge Pumps	I _Q = 6μA, Up to 20mA Output
LTC1522	Micropower 5V Doubler Charge Pump	I _Q = 6μA, Up to 20mA Output
LT1615	Step-Up Switching Regulator in SOT-23	$I_Q = 20\mu A$, $V_{IN} = 1.2V$ to 15V, Up to 34V Output
LTC1682	Low Noise Doubler Charge Pump	Output Noise = 60µV _{RMS} , 2.5V to 5.5V Output