

LTC1594L/LTC1598L

4- and 8-Channel, 3V Micropower Sampling 12-Bit Serial I/O A/D Converters

FEATURES

- 12-Bit Resolution on 3V Supply
- Low Supply Current: 160µA Typ
- Auto Shutdown to 1nA
- Guaranteed ±3/4LSB Max DNL
- Guaranteed 2.7V Operation (5V Versions Available: LTC1594/LTC1598)
- Multiplexer: 4-Channel MUX (LTC1594L) 8-Channel MUX (LTC1598L)
- Separate MUX Output and ADC Input Pins
- MUX and ADC May Be Controlled Separately
- Sampling Rate: 10.5ksps
- I/O Compatible with QSPI, SPI and MICROWIRE[™], etc.
- Small Package: 16-Pin Narrow SO (LTC1594L) 24-Pin SSOP (LTC1598L)

APPLICATIONS

- Pen Screen Digitizing
- Battery-Operated Systems
- Remote Data Acquisition
- Isolated Data Acquisition
- Battery Monitoring
- Temperature Measurement

TYPICAL APPLICATION

DESCRIPTION

The LTC[®]1594L/LTC1598L are 3V micropower, 12-bit sampling A/D converters that feature 4- and 8-channel multiplexers, respectively. They typically draw only 160 μ A of supply current when converting and automatically power down to a typical supply current of 1nA between conversions. The LTC1594L is available in a 16-pin SO package and the LTC1598L is packaged in a 24-pin SSOP. Both operate on a 3V supply. The 12-bit, switched-capacitor, successive approximation ADCs include a sample-and-hold.

On-chip serial ports allow efficient data transfer to a wide range of microprocessors and microcontrollers over three or four wires. This, coupled with micropower consumption, makes remote location possible and facilitates transmitting data through isolation barriers.

The circuit can be used in ratiometric applications or with an external reference. The high impedance analog inputs and the ability to operate with reduced spans (to 1.5V full scale) allow direct connection to sensors and transducers in many applications, eliminating the need for gain stages.

T, LTC and LT are registered trademarks of Linear Technology Corporation. MICROWIRE is a trademark of National Semiconductor Corporation.

12µW, 8-Channel, 12-Bit ADC Samples at 200Hz and Runs Off a 3V Supply



Supply Current vs Sample Rate





ABSOLUTE MAXIMUM RATINGS

| (Notes 1, 2) |
|------------------------------------------------------|
| Supply Voltage (V _{CC}) to GND 12V |
| Voltage |
| Analog Reference $-0.3V$ to (V _{CC} + 0.3V) |
| Analog Inputs $-0.3V$ to $(V_{CC} + 0.3V)$ |
| Digital Inputs |
| Digital Output0.3V to (V _{CC} + 0.3V) |
| |

| Power Dissipation |
|--------------------------------------------|
| Operating Temperature Range |
| LTC1594LCS/LTC1598LCG 0°C to 70°C |
| LTC1594LIS/LTC1598LIG40°C to 85°C |
| Storage Temperature Range65°C to 150°C |
| Lead Temperature (Soldering, 10 sec) 300°C |

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

RECOMMENDED OPERATING CONDITIONS (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | MIN | ТҮР | MAX | UNITS |
|--------------------|-------------------------------------------------------------------------------------------|---------------------------|----------|-----|-----|-------|
| V _{CC} | Supply Voltage (Note 3) | | 2.7 | | 3.6 | V |
| f _{CLK} | Clock Frequency | V _{CC} = 2.7V | (Note 4) | | 200 | kHz |
| t _{CYC} | Total Cycle Time | f _{CLK} = 200kHz | 95 | | | μs |
| t _{hDI} | Hold Time, D _{IN} After CLK↑ | V _{CC} = 2.7V | 450 | | | ns |
| t _{suCS} | Setup Time $\overline{CS}\downarrow$ Before First CLK \uparrow (See Operating Sequence) | V _{CC} = 2.7V | 2 | | | μs |
| t _{suDI} | Setup Time, D _{IN} Stable Before CLK↑ | V _{CC} = 2.7V | 600 | | | ns |
| t _{WHCLK} | CLK High Time | V _{CC} = 2.7V | 1.5 | | | μs |
| t _{WLCLK} | CLK Low Time | V _{CC} = 2.7V | 1.5 | | | μs |
| t _{WHCS} | CS High Time Between Data Transfer Cycles | f _{CLK} = 200kHz | 25 | | | μs |
| t _{WLCS} | CS Low Time During Data Transfer | f _{CLK} = 200kHz | 70 | | | μs |



CONVERTER AND MULTIPLEXER CHARACTERISTICS (Note 5)

| | | | LTC1594LCS/LTC1598LCG | | | LTC1594LIS/LTC1598LIG | | | | |
|-----------------------------------|--------------|---|-----------------------|-----|------------------------|-------------------------|-----|------|-------|--|
| PARAMETER | CONDITIONS | | MIN | TYP | MAX | MIN | TYP | MAX | UNITS | |
| Resolution (No Missing Codes) | | • | 12 | | | 12 | | | Bits | |
| Integral Linearity Error | (Note 6) | • | | | ±3 | | | ±3 | LSB | |
| Differential Linearity Error | | • | | | $\pm 3/4$ | | | ±1 | LSB | |
| Offset Error | | | | | ±3 | | | ±3 | LSB | |
| Gain Error | | • | | | ±8 | | | ±8 | LSB | |
| REF Input Range | (Notes 7, 8) | | | | 1.5V to V ₀ | _C + 0.05V | | | V | |
| Analog Input Range | (Notes 7, 8) | | | | -0.05V to V | ′ _{CC} + 0.05V | | | V | |
| MUX Channel Input Leakage Current | Off Channel | | | | ±200 | | | ±200 | nA | |
| MUXOUT Leakage Current | Off Channel | • | | | ±200 | | | ±200 | nA | |
| ADCIN Input Leakage Current | (Note 9) | • | | | ±1 | | | ±1 | μA | |

DYNAMIC ACCURACY (Note 5) f_{SMPL} = 10.5kHz

| SYMBOL | PARAMETER | CONDITIONS | MIN TYP MAX | UNITS |
|-----------|--------------------------------------------------|-------------------|-------------|-------|
| S/(N + D) | Signal-to-Noise Plus Distortion Ratio | 1kHz Input Signal | 68 | dB |
| THD | Total Harmonic Distortion (Up to 5th Harmonic) | 1kHz Input Signal | -78 | dB |
| SFDR | DR Spurious-Free Dynamic Range 1kHz Input Signal | | 80 | dB |
| | Peak Harmonic or Spurious Noise | 1kHz Input Signal | -80 | dB |

DIGITAL AND DC ELECTRICAL CHARACTERISTICS (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|-------------------|----------------------------|---------------------------------------------------------------------------------------------------------------------------------|---|-----|-------|------|-------|
| V _{IH} | High Level Input Voltage | V _{CC} = 3.6V | | 2.0 | | | V |
| V _{IL} | Low Level Input Voltage | V _{CC} = 2.7V | • | | | 0.8 | V |
| I _{IH} | High Level Input Current | V _{IN} = V _{CC} | • | | | 2.5 | μA |
| IIL | Low Level Input Current | V _{IN} = 0V | • | | | -2.5 | μA |
| V _{OH} | High Level Output Voltage | $V_{CC} = 2.7V, I_0 = 10\mu A$ | • | 4.0 | 4.64 | | V |
| | | $V_{CC} = 2.7V, I_0 = 360\mu A$ | | 2.4 | 4.62 | | V |
| V _{OL} | Low Level Output Voltage | V _{CC} = 2.7V, I ₀ = 400µA | • | | | 0.4 | V |
| I _{OZ} | Hi-Z Output Leakage | $\overline{\text{CS}}$ = High | • | | | ±3 | μΑ |
| ISOURCE | Output Source Current | $V_{OUT} = 0V$ | | | -10 | | mA |
| I _{SINK} | Output Sink Current | $V_{OUT} = V_{CC}$ | | | 15 | | mA |
| R _{REF} | Reference Input Resistance | $\overline{CS} = V_{IH}$ | | | 2700 | | MΩ |
| | | $\overline{CS} = V_{IL}$ | | | 60 | | kΩ |
| I _{REF} | Reference Current | $\overline{CS} = V_{CC}$ | • | | 0.001 | 2.5 | μA |
| | | $t_{CYC} \ge 760 \mu s$, $f_{CLK} \le 25 kHz$ | | | 50 | | μA |
| | | $t_{CYC} \ge 60 \mu s$, $f_{CLK} \le 200 kHz$ | • | | 50 | 70 | μA |
| I _{CC} | Supply Current | $\overline{\text{CS}} = \text{V}_{\text{CC}}, \text{ CLK} = \text{V}_{\text{CC}}, \text{ D}_{\text{IN}} = \text{V}_{\text{CC}}$ | • | | 0.001 | ±3 | μA |
| | | $t_{CYC} \ge 760 \mu s$, $f_{CLK} \le 25 kHz$ | | | 160 | | μA |
| | | $t_{CYC} \ge 60 \mu s$, $f_{CLK} \le 200 kHz$ | | | 160 | 320 | μA |



AC CHARACTERISTICS (Note 5)

| SYMBOL | PARAMETER | CONDITIONS | | MIN | ТҮР | MAX | UNITS |
|------------------------|-------------------------------------------------------------|------------------------------------------|---|------|-----|------|------------|
| t _{SMPL} | Analog Input Sample Time | See Figure 1 in Applications Information | | 1.5 | | | CLK Cycles |
| f _{SMPL(MAX)} | Maximum Sampling Frequency | See Figure 1 in Applications Information | • | 10.5 | | | kHz |
| t _{CONV} | Conversion Time | See Figure 1 in Applications Information | | | 12 | | CLK Cycles |
| t _{dD0} | Delay Time, CLK \downarrow to D _{OUT} Data Valid | See Test Circuits | | | 600 | 1500 | ns |
| t _{dis} | Delay Time, CS↑ to D _{OUT} Hi-Z | See Test Circuits | | | 220 | 600 | ns |
| t _{en} | Delay Time, CLK \downarrow to D _{OUT} Enabled | See Test Circuits | | | 180 | 500 | ns |
| t _{hDO} | Time Output Data Remains Valid After CLK \downarrow | C _{LOAD} = 100pF | | | 520 | | ns |
| t _f | D _{OUT} Fall Time | See Test Circuits | | | 60 | 180 | ns |
| t _r | D _{OUT} Rise Time | See Test Circuits | | | 80 | 180 | ns |
| t _{ON} | Enable Turn-On Time | See Figure 1 in Applications Information | | | 540 | 1200 | ns |
| t _{OFF} | Enable Turn-Off Time | See Figure 2 in Applications Information | | | 190 | 500 | ns |
| topen | Break-Before-Make Interval | | | 125 | 350 | | ns |
| CIN | Input Capacitance | Analog Inputs On-Channel | | | 20 | | pF |
| | | Off-Channel | | | 5 | | pF |
| | | Digital Input | | | 5 | | pF |

The \bullet denotes specifications which apply over the full operating temperature range.

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: All voltage values are with respect to GND.

Note 3: These devices are specified at 3V. Consult factory for 5V specified devices (LTC1594/LTC1598).

Note 4: Increased leakage currents at elevated temperatures cause the S/H to droop, therefore it is recommended that $f_{CLK} \ge 200$ kHz at 85°C, $f_{CLK} \ge 75$ kHz at 70°C and $f_{CLK} \ge 1$ kHz at 25°C.

Note 5: V_{CC} = 2.7V, V_{REF} = 2.5V and CLK = 200kHz unless otherwise specified. CSADC and CSMUX pins are tied together during the test.

Note 6: Linearity error is specified between the actual end points of the A/D transfer curve.

Note 7: Two on-chip diodes are tied to each reference and analog input which will conduct for reference or analog input voltages one diode drop below GND or one diode drop above V_{CC}. This spec allows 50mV forward bias of either diode for $2.7V \le V_{CC} \le 3.6V$. This means that as long as the reference or analog input does not exceed the supply voltage by more than 50mV, the output code will be correct. To achieve an absolute 0V to 3V input voltage range, it will therefore require a minimum supply voltage of 2.950V over initial tolerance, temperature variations and loading.

Note 8: Recommended operating condition.

Note 9: Channel leakage current is measured after the channel selection.

TYPICAL PERFORMANCE CHARACTERISTICS



Supply Current vs Temperature



Reference Current vs Temperature





TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS















PIN FUNCTIONS

LTC1594L

CH0 (Pin 1): Analog Multiplexer Input.

CH1 (Pin 2): Analog Multiplexer Input.

CH2 (Pin 3): Analog Multiplexer Input.

CH3 (Pin 4): Analog Multiplexer Input.

ADCIN (Pin 5): ADC Input. This input is the positive analog input to the ADC. Connect this pin to MUXOUT for normal operation.

 $V_{REF} \, (Pin \, 6):$ Reference Input. The reference input defines the span of the ADC.

COM (Pin 7): Negative Analog Input. This input is the negative analog input to the ADC and must be free of noise with respect to GND.

GND (Pin 8): Analog Ground. GND should be tied directly to an analog ground plane.

CSADC (Pin 9): ADC Chip Select Input. A logic high on this input powers down the ADC and three-states D_{OUT} . A logic low on this input enables the ADC to sample the selected channel and start the conversion. For normal operation drive this pin in parallel with CSMUX.

LTC1598L

CH5 (Pin 1): Analog Multiplexer Input.

CH6 (Pin 2): Analog Multiplexer Input.

CH7 (Pin 3): Analog Multiplexer Input.

GND (Pin 4): Analog Ground. GND should be tied directly to an analog ground plane.

CLK (Pin 5): Shift Clock. This clock synchronizes the serial data transfer to both MUX and ADC. It also determines the conversion speed of the ADC.

CSMUX (Pin 6): MUX Chip Select Input. A logic high on this input allows the MUX to receive a channel address. A logic low enables the selected MUX channel and connects it to the MUXOUT pin for A/D conversion. For normal operation, drive this pin in parallel with CSADC.

 \mathbf{D}_{IN} (Pin 7): Digital Data Input. The multiplexer address is shifted into this input.

D_{OUT} (**Pin 10**): Digital Data Output. The A/D conversion result is shifted out of this output.

 V_{CC} (Pin 11): Power Supply Voltage. This pin provides power to the ADC. It must be bypassed directly to the analog ground plane.

CLK (Pin 12): Shift Clock. This clock synchronizes the serial data transfer to both MUX and ADC.

CSMUX (Pin 13): MUX Chip Select Input. A logic high on this input allows the MUX to receive a channel address. A logic low enables the selected MUX channel and connects it to the MUXOUT pin for A/D conversion. For normal operation, drive this pin in parallel with CSADC.

 \mathbf{D}_{IN} (Pin 14): Digital Data Input. The multiplexer address is shifted into this input.

MUXOUT (Pin 15): MUX Output. This pin is the output of the multiplexer. Tie to ADCIN for normal operation.

 V_{CC} (Pin 16): Power Supply Voltage. This pin should be tied to Pin 11.

COM (Pin 8): Negative Analog Input. This input is the negative analog input to the ADC and must be free of noise with respect to GND.

GND (Pin 9): Analog Ground. GND should be tied directly to an analog ground plane.

CSADC (Pin 10): ADC Chip Select Input. A logic high on this input deselects and powers down the ADC and three-states D_{OUT} . A logic low on this input enables the ADC to sample the selected channel and start the conversion. For normal operation drive this pin in parallel with $\overline{CS}MUX$.

 $\mathbf{D}_{\mathbf{OUT}}$ (Pin 11): Digital Data Output. The A/D conversion result is shifted out of this output.

NC (Pin 12): No Connection.

NC (Pin 13): No Connection.

CLK (Pin 14): Shift Clock. This input should be tied to Pin 5.



PIN FUNCTIONS

 V_{CC} (Pin 15): Power Supply Voltage. This pin provides power to the A/D Converter. It must be bypassed directly to the analog ground plane.

V_{REF} (**Pin 16**): Reference Input. The reference input defines the span of the ADC.

ADCIN (Pin 17): ADC Input. This input is the positive analog input to the ADC. Connect this pin to MUXOUT for normal operation.

MUXOUT (Pin 18): MUX Output. This pin is the output of the multiplexer. Tie to ADCIN for normal operation.

 V_{CC} (Pin 19): Power Supply Voltage. This pin should be tied to Pin 15.

CH0 (Pin 20): Analog Multiplexer Input.

CH1 (Pin 21): Analog Multiplexer Input.

CH2 (Pin 22): Analog Multiplexer Input.

CH3 (Pin 23): Analog Multiplexer Input.

CH4 (Pin 24): Analog Multiplexer Input.

BLOCK DIAGRAMS



LTC1598L 18 17 16 15, 19 LTC1598L MUXOUT ADCIN VREF V_{CC} 20 CH0 21 CH1 CSADC 22 CH2 **C**SMUX 23 CH3 12-BIT 8-CHANNEL CLK 24 SAMPLING + CH4 MUX ADC D_{IN} 1 CH5 D_{OUT} 2 CH6 12 NC 3 CH7 13 NC 8 COM GND 4, 9 1598L BD

TEST CIRCUITS

Load Circuit for t_{dDO} , t_r and t_f



Voltage Waveforms for D_{OUT} Rise and Fall Times, $t_{\text{r}}, t_{\text{f}}$





TEST CIRCUITS

Voltage Waveforms for D_{OUT} Delay Times, t_{dDO}









Load Circuit for t_{dis} and t_{en}



NOTE 1: WAVEFORM 1 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS HIGH UNLESS DISABLED BY THE OUTPUT CONTROL. NOTE 2: WAVEFORM 2 IS FOR AN OUTPUT WITH INTERNAL CONDITIONS SUCH THAT THE OUTPUT IS LOW UNLESS DISABLED BY THE OUTPUT CONTROL.

1594L/98L TC05



OVERVIEW

The LTC1594L/LTC1598L are 3V micropower, 12-bit sampling A/D converters that feature 4- and 8-channel multiplexers respectively. They typically draw only 160µA of supply current when sampling at 10.5kHz. Supply current drops linearly as the sample rate is reduced (see Supply Current vs Sample Rate). The ADCs automatically power down when not performing conversions, drawing only leakage current. The LTC1594L is available in a 16-pin narrow SO package and the LTC1598L is packaged in a 24-pin SSOP. Both devices operate on a single supply from 2.7V to 3.6V.

The LTC1594L/LTC1598L contain a 12-bit, switchedcapacitor ADC, sample-and-hold, serial port and an external reference input pin. In addition, the LTC1594L has a 4-channel multiplexer and the LTC1598L provides an 8-channel multiplexer (see Block Diagram). They can measure signals floating on a DC common mode voltage and can operate with reduced spans to 1.5V. Reducing the spans allow them to achieve $366\mu V$ resolution.

The LTC1594L/LTC1598L provide separate MUX output and ADC input pins to form an ideal MUXOUT/ADCIN loop which economizes signal conditioning. The MUX and ADC of the devices can also be controlled individually through separate chip selects to enhance flexibility.

SERIAL INTERFACE

For this discussion we will assume that $\overline{\text{CS}}$ MUX and $\overline{\text{CS}}$ ADC are tied together and will refer to them as simply $\overline{\text{CS}}$, unless otherwise specified.

The LTC1594L/LTC1598L communicate with the microprocessor and other external circuitry via a synchronous, half duplex, 4-wire interface (see Operating Sequences in Figures 1 and 2).



Figure 1. LTC1594L/LTC1598L Operating Sequence Example: CH2, GND





Figure 2. LTC1594L/LTC1598L Operating Sequence Example: All Channels Off

Data Transfer

The CLK synchronizes the data transfer with each bit being transmitted on the falling CLK edge and captured on the rising CLK edge in both transmitting and receiving systems.

The LTC1594L/LTC1598L first receive input data and then transmit back the A/D conversion results (half duplex). Because of the half duplex operation, D_{IN} and D_{OUT} may be tied together allowing transmission over just 3 wires: \overline{CS} , CLK and DATA (D_{IN}/D_{OUT}).

Data transfer is initiated by a rising chip select (\overline{CS}) signal. After \overline{CS} rises the input data on the D_{IN} pin is latched into a 4-bit register on the rising edge of the clock. More than four input bits can be sent to the D_{IN} pin without problems, but only the last four bits clocked in before \overline{CS} falls will be stored into the 4-bit register. This 4-bit input data word will select the channel in the muliplexer (see Input Data Word and Tables 1 and 2). To ensure correct operation the \overline{CS} must be pulled low before the next rising edge of the clock.

Once the $\overline{\text{CS}}$ is pulled low, all channels are simultaneously switched off after a delay of t_{OFF} to ensure a

break-before-make interval, t_{OPEN} . After a delay of t_{ON} ($t_{OFF} + t_{OPEN}$), the selected channel is switched on, allowing the ADC in the chip to acquire input signal and start the conversion (see Figures 1 and 2). After 1 null bit, the result of the conversion is output on the D_{OUT} line. The selected channel remains on, until the next falling edge of \overline{CS} . At the end of the data exchange \overline{CS} should be brought high. This resets the LTC1594L/LTC1598L and initiates the next data exchange.



Break-Before-Make

The LTC1594L/LTC1598L provide a break-before-make interval from switching off all the channels simultaneously to switching on the next selected channel once \overline{CS} is pulled low. In other words, once \overline{CS} is pulled low,



after a delay of t_{OFF} , all the channels are switched off to ensure a break-before-make interval. After this interval, the selected channel is switched on allowing signal transmission. The selected channel remains on until the next falling edge of \overline{CS} and the process repeats itself with the "EN" bit being logic high. If the "EN" bit is logic low, all the channels are switched off simultaneously after a delay of t_{OFF} from \overline{CS} being pulled low and all the channels remain off until the next falling edge of \overline{CS} .

Input Data Word

When $\overline{\text{CS}}$ is high, the LTC1594L/LTC1598L clock data into the D_{IN} inputs on the rising edge of the clock and store the data into a 4-bit register. The input data words are defined as follows:



"EN" Bit

The first bit in the 4-bit register is an "EN" bit. If the "EN" bit is a logic high, as illustrated in Figure 1, it enables the selected channel after a delay of t_{ON} when the CS is pulled low. If the "EN" bit is logic low, as illustrated in Figure 2, it disables all channels after a delay of t_{OFF} when the CS is pulled low.

Multiplexer (MUX) Address

The 3 bits of input word following the "EN" bit select the channel in the MUX for the requested conversion. For a given channel selection, the converter will measure the voltage of the selected channel with respect to the voltage on the COM pin. Tables 1 and 2 show the various bit combinations for the LTC1594L/LTC1598L channel selection.

| Table 1. Logic Table for the | LTC1594L Channel Selection |
|------------------------------|----------------------------|
|------------------------------|----------------------------|

| CHANNEL STATUS | EN | D2 | D1 | DO | | | | | |
|----------------|----|----|----|----|--|--|--|--|--|
| All Off | 0 | Х | Х | Х | | | | | |
| CH0 | 1 | 0 | 0 | 0 | | | | | |
| CH1 | 1 | 0 | 0 | 1 | | | | | |
| CH2 | 1 | 0 | 1 | 0 | | | | | |
| CH3 | 1 | 0 | 1 | 1 | | | | | |
| | | | | | | | | | |

| CHANNEL STATUS | EN | D2 | D1 | DO | | | | | |
|----------------|----|----|----|----|--|--|--|--|--|
| All Off | 0 | Х | Х | Х | | | | | |
| CH0 | 1 | 0 | 0 | 0 | | | | | |
| CH1 | 1 | 0 | 0 | 1 | | | | | |
| CH2 | 1 | 0 | 1 | 0 | | | | | |
| CH3 | 1 | 0 | 1 | 1 | | | | | |
| CH4 | 1 | 1 | 0 | 0 | | | | | |
| CH5 | 1 | 1 | 0 | 1 | | | | | |
| CH6 | 1 | 1 | 1 | 0 | | | | | |
| CH7 | 1 | 1 | 1 | 1 | | | | | |

Transfer Curve

The LTC1594L/LTC1598L are permanently configured for unipolar only. The input span and code assignment for this conversion type is illustrated below.



Output Code

| OUTPUT CODE | INPUT VOLTAGE | INPUT VOLTAGE (V _{REF} = 2.500V) |
|-------------------------------------------|---------------------------------------------------------|----------------------------------------------|
| 11111111111111 111111111111111 • | V _{REF} – 1LSB V _{REF} – 2LSB • | 2.49939V 2.49878V |
| • 000000000000000000000000000000000000 | • 1LSB 0V | 0.00061V 0V |



Operation with D_{IN} and D_{OUT} Tied Together

The LTC1594L/LTC1598L can be operated with D_{IN} and D_{OUT} tied together. This eliminates one of the lines required to communicate to the microprocessor (MPU). Data is transmitted in both directions on a single wire. The processor pin connected to this data line should be configurable as either an input or an output. The LTC1594L/LTC1598L will take control of the data line after \overline{CS} falling and before the 6th falling CLK while the processor takes control of the data line when \overline{CS} is high

(see Figure 3). Therefore the processor port line must be switched to an input with $\overline{\text{CS}}$ being low to avoid a conflict.

Separate Chip Selects for MUX and ADC

The LTC1594L/LTC1598L provide separate chip selects, CSMUX and CSADC, to control MUX and ADC separately. This feature not only provides the flexibility to select a particular channel once for multiple conversions (see Figure 4) but also maximizes the sample rate up to 20ksps (see Figure 5).



Figure 3. LTC1594L/LTC1598L Operation with D_{IN} and D_{OUT} Tied Together



Figure 4. Selecting a Channel Once for Multiple Conversions





Figure 5. Use Separate Chip Selects to Maximize Sample Rate

MUXOUT/ADCIN Loop Economizes Signal Conditioning

The MUXOUT and ADCIN pins of the LTC1594L/LTC1598L form a very flexible external loop that allows Programmable Gain Amplifier (PGA) and/or processing analog input signals prior to conversion. This loop is also a cost effective way to perform the conditioning, because only one circuit is needed instead of one for each channel.

In the Typical Applications section, there are a few examples illustrating how to use the MUXOUT/ADCIN loop to form a PGA and to antialias filter several analog inputs.

ACHIEVING MICROPOWER PERFORMANCE

With typical operating currents of 160µA and automatic shutdown between conversions, the LTC1594L/ LTC1598L achieve extremely low power consumption over a wide range of sample rates (see Figure 6). The auto shutdown allows the supply current to drop with reduced sample rate. Several things must be taken into account to achieve such a low power consumption.

Shutdown

The LTC1594L/LTC1598L are equipped with automatic shutdown features. They draw power when the CS pin is low. The bias circuits and comparator of the ADC powers down and the reference input becomes high impedance at the end of each conversion leaving the CLK running to clock out the LSB first data or zeroes (see Figures 1 and 2). When the CS pin is high, the ADC powers down completely



Figure 6. Automatic Power Shutdown Between Conversions Allows Power Consumption to Drop with Sample Rate

leaving the <u>CLK</u> running to clock the input data word into MUX. If the \overline{CS} , D_{IN} and CLK are not running rail-to-rail, the input logic buffers will draw currents. These currents may be large compared to the typical supply current. To obtain the lowest supply current, run the \overline{CS} , D_{IN} and CLK pins rail-to-rail.

D_{OUT} Loading

Capacitive loading on the digital output can increase power consumption. A 100pF capacitor on the D_{OUT} pin can add more than 50µA to the supply current at a 200kHz clock frequency. An extra 50µA or so of current goes into charging and discharging the load capacitor. The same goes for digital lines driven at a high frequency by any logic. The (C)(V)(f) currents must be evaluated and the troublesome ones minimized.



BOARD LAYOUT CONSIDERATIONS

Grounding and Bypassing

The LTC1594L/LTC1598L are easy to use if some care is taken. They should be used with an analog ground plane and single point grounding techniques. The GND pin should be tied directly to the ground plane.

The V_{CC} pin should be bypassed to the ground plane with a 10 μ F tantalum capacitor with leads as short as possible. If the power supply is clean, the LTC1594L/LTC1598L can also operate with smaller 1 μ F or less surface mount or ceramic bypass capacitors. All analog inputs should be referenced directly to the single point ground. Digital inputs and outputs should be shielded from and/or routed away from the reference and analog circuitry.

SAMPLE-AND-HOLD

Both the LTC1594L/LTC1598L provide a built-in sampleand-hold (S&H) function to acquire signals through the selected channel, assuming the ADCIN and MUXOUT pins are tied together. The S & H of these parts acquire input signals through the selected channel relative to COM input during the t_{SMPL} time (see Figure 7).

Single-Ended Inputs

The sample-and-hold of the LTC1594L/LTC1598L allows conversion of rapidly varying signals. The input voltage is sampled during the t_{SMPL} time as shown in Figure 7. The sampling interval begins after t_{ON} time once the CS is pulled low and continues until the second falling CLK edge after the CS is low (see Figure 7). On this falling CLK



Figure 7. LTC1594L/LTC1598L ADCIN and COM Input Settling Windows



edge, the S & H goes into hold mode and the conversion begins. The voltage on the "COM" input must remain constant and be free of noise and ripple throughout the conversion time. Otherwise, the conversion operation may not be performed accurately. The conversion time is 12 CLK cycles. Therefore, a change in the "COM" input voltage during this interval can cause conversion errors. For a sinusoidal voltage on the "COM" input this error would be:

 $V_{\text{ERROR}(MAX)} = V_{\text{PEAK}}(2\pi)(f)(\text{"COM"})12/f_{\text{CLK}}$

Where f("COM") is the frequency of the "COM" input voltage, V_{PEAK} is its peak amplitude and f_{CLK} is the frequency of the CLK. In most cases V_{ERROR} will not be significant. For a 60Hz signal on the "COM" input to generate a 0.5LSB error (305 μ V) with the converter running at CLK = 200kHz, its peak value would have to be 5.266mV.

ANALOG INPUTS

Because of the capacitive redistribution A/D conversion techniques used, the analog inputs of the LTC1594L/ LTC1598L have capacitive switching input current spikes. These current spikes settle quickly and do not cause a problem. However, if large source resistances are used or if slow settling op amps drive the inputs, care must be taken to insure that the transients caused by the current spikes settle completely before the conversion begins.

"Analog" Input Settling

The input capacitor of the LTC1594L/LTC1598L is switched onto the selected channel input during the t_{SMPL} time (see Figure 7) and samples the input signal within that time. The sample phase is at least 1 1/2 CLK cycles before conversion starts. The voltage on the "analog" input must settle completely within t_{SMPL} . Minimizing R_{SOURCE}^+ and C1 will improve the input settling time. If a large "analog" input source resistance must be used, the sample time can be increased by using a slower CLK frequency.

"COM" Input Settling

At the end of the t_{SMPL} , the input capacitor switches to the "COM" input and conversion starts (see Figures 1 and 7). During the conversion, the "analog" input voltage is effectively "held" by the sample-and-hold and will not affect the conversion result. However, it is critical that the "COM" input voltage settles completely during the first CLK cycle of the conversion time and be free of noise. Minimizing R_{SOURCE} and C2 will improve settling time. If a large "COM" input source resistance must be used, the time allowed for settling can be extended by using a slower CLK frequency.

Input Op Amps

When driving the analog inputs with an op amp it is important that the op amp settle within the allowed time (see Figure 7). Again, the "analog" and "COM" input sampling times can be extended as described above to accommodate slower op amps. Most op amps, including the LT®1006 and LT1413 single supply op amps, can be made to settle well even with the minimum settling windows of 7.5 μ s ("analog" input) which occur at the maximum clock rate of 200kHz.

Source Resistance

The analog inputs of the LTC1594L/LTC1598L look like a 20pF capacitor (C_{IN}) in series with a 1k resistor (R_{ON}) and a 90 Ω channel resistance as shown in Figure 8. C_{IN} gets switched between the selected "analog" and "COM" inputs once during each conversion cycle. Large external source resistors and capacitances will slow the settling of the inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle within the allowed time.



Figure 8. Analog Input Equivalent Circuit



Input Leakage Current

Input leakage currents can also create errors if the source resistance gets too large. For instance, the maximum input leakage specification of 200nA (at 85°C) flowing through a source resistance of 600Ω will cause a voltage drop of 120μ V or 0.2LSB. This error will be much reduced at lower temperatures because leakage drops rapidly (see typical curve Input Channel Leakage Current vs Temperature).

REFERENCE INPUTS

The reference input of the LTC1594L/LTC1598L is effectively a 50k resistor from the time \overline{CS} goes low to the end of the conversion. The reference input becomes a high impedance node at any other time (see Figure 9). Since the voltage on the reference input defines the voltage span of the A/D converter, the reference input should be driven by a reference with low R_{OUT} (ex. LT1004, LT1019 and LT1021) or a voltage source with low R_{OUT}.



Figure 9. Reference Input Equivalent Circuit

Reduced Reference Operation

The effective resolution of the LTC1594L/LTC1598L can be increased by reducing the input span of the converters. The LTC1594L/LTC1598L exhibit good linearity and gain over a wide range of reference voltages (see typical curves Change in Linearity vs Reference Voltage and Change in Gain vs Reference Voltage). However, care must be taken when operating at low values of V_{REF} because of the reduced LSB step size and the resulting higher accuracy requirement placed on the converters. The following factors must be considered when operating at low V_{REF} values:

1. Offset

2. Noise

3. Conversion speed (CLK frequency)



Offset with Reduced V_{REF}

The offset of the LTC1594L/LTC1598L has a larger effect on the output code when the ADCs are operated with reduced reference voltage. The offset (which is typically a fixed voltage) becomes a larger fraction of an LSB as the size of the LSB is reduced. The typical curve of Change in Offset vs Reference Voltage shows how offset in LSBs is related to reference voltage for a typical value of V_{OS}. For example, a V_{OS} of 122 μ V which is 0.2LSB with a 2.5V reference becomes 0.5LSB with a 1V reference and 2.5LSBs with a 0.2V reference. If this offset is unacceptable, it can be corrected digitally by the receiving system or by offsetting the "COM" input of the LTC1594L/LTC1598L.

Noise with Reduced V_{REF}

The total input referred noise of the LTC1594L/LTC1598L can be reduced to approximately $400\mu V$ peak-to-peak using a ground plane, good bypassing, good layout techniques and minimizing noise on the reference inputs. This noise is insignificant with a 5V reference but will become a larger fraction of an LSB as the size of the LSB is reduced.

For operation with a 2.5V reference, the 400μ V noise is only 0.66LSB peak-to-peak. In this case, the LTC1594L/ LTC1598L noise will contribute virtually no uncertainty to the output code. However, for reduced references the noise may become a significant fraction of an LSB and cause undesirable jitter in the output code. For example, with a 1.25V reference this same 400μ V noise is 1.32LSB peak-to-peak. This will reduce the range of input voltages over which a stable output code can be achieved by 1LSB. If the reference is further reduced to 1V, the 400μ V noise becomes equal to 1.65LSBs and a stable code may be difficult to achieve. In this case averaging multiple readings may be necessary.

This noise data was taken in a very clean setup. Any setup induced noise (noise or ripple on V_{CC} , V_{REF} or V_{IN}) will add to the internal noise. The lower the reference voltage to be used the more critical it becomes to have a clean, noise free setup.

Conversion Speed with Reduced V_{REF}

With reduced reference voltages, the LSB step size is reduced and the LTC1594L/LTC1598L internal comparator overdrive is reduced. Therefore, it may be necessary to reduce the maximum CLK frequency when low values of V_{REF} are used.

DYNAMIC PERFORMANCE

The LTC1594L/LTC1598L have exceptional sampling capability. Fast Fourier Transform (FFT) test techniques are used to characterize the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. Figure 10 shows a typical LTC1594L/LTC1598L plot.



Figure 10. LTC1594L/LTC1598L Nonaveraged, 4096 Point FFT Plot

Signal-to-Noise Ratio

The Signal-to-Noise plus Distortion Ratio (S/N + D) is the ratio between the RMS amplitude of the fundamental input frequency to the RMS amplitude of all other frequency components at the ADC's output. The output is band limited to frequencies above DC and below one half the sampling frequency. Figure 11 shows a typical spectral content with a 10.5kHz sampling rate.

Effective Number of Bits

The Effective Number of Bits (ENOBs) is a measurement of the resolution of an ADC and is directly related to S/(N + D) by the equation:

ENOB = [S/(N + D) - 1.76]/6.02

where S/(N + D) is expressed in dB. At the maximum sampling rate of 10.5kHz with a 5V supply, the LTC1594L/ LTC1598L maintain above 10.7 ENOBs at 10kHz input frequency. Above 10kHz the ENOBs gradually decline, as shown in Figure 11, due to increasing second harmonic distortion. The noise floor remains low.



Figure 11. Effective Bits and S/(N + D) vs Input Frequency

Total Harmonic Distortion

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half of the sampling frequency. THD is defined as:

$$\mathsf{THD} = 20\log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + ... + V_N^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_N are the amplitudes of the second through the N^{th} harmonics. The typical THD



specification in the Dynamic Accuracy table includes the 2nd through 5th harmonics. With a 1kHz input signal, the LTC1594L/LTC1598L have typical THD of 78dB with $V_{CC} = 2.7V$.

Intermodulation Distortion

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.

If two pure sine waves of frequencies f_a and f_b are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at sum and difference frequencies of $mf_a \pm nf_b$, where m and n = 0, 1, 2, 3, etc. For example, the 2nd order IMD terms include $(f_a + f_b)$ and $(f_a - f_b)$ while 3rd order IMD terms include $(2f_a + f_b)$, $(2f_a - f_b)$, $(f_a + 2f_b)$, and $(f_a - 2f_b)$. If the two input sine waves are equal in magnitudes, the value (in dB) of the 2nd order IMD products can be expressed by the following formula:

$$IMD(f_a \pm f_b) = 20log\left[\frac{amplitude(f_a \pm f_b)}{amplitude at f_a}\right]$$

Peak Harmonic or Spurious Noise

The peak harmonic or spurious noise is the largest spectral component excluding the input signal and DC. This value is expressed in dBs relative to the RMS value of a full-scale input signal.

Full-Power and Full-Linear Bandwidth

The full-power bandwidth is that input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input.

The full-linear bandwidth is the input frequency at which the effective bits rating of the ADC falls to 11 bits. Beyond this frequency, distortion of the sampled input signal increases. The LTC1594L/LTC1598L have been designed to optimize input bandwidth, allowing the ADCs to undersample input signals with frequencies above the converters' Nyquist Frequency.

TYPICAL APPLICATIONS

Microprocessor Interfaces

The LTC1594L/LTC1598L can interface directly (without external hardware) to most popular microprocessors' (MPU) synchronous serial formats including MICROWIRE, SPI and QSPI. If an MPU without a dedicated serial port is used, then three of the MPU's parallel port lines can be programmed to form the serial link to the LTC1594L/LTC1598L. Included here is one serial interface example.

Motorola SPI (MC68HC05)

The MC68HC05 has been chosen as an example of an MPU with a dedicated serial port. This MPU transfers data MSB-first and in 8-bit increments. The D_{IN} word sent to the data register starts the SPI process. With three 8-bit transfers the A/D result is read into the MPU. The second 8-bit transfer clocks B11 through B7 of the A/D conversion result into the processor. The third 8-bit transfer clocks the remaining bits B6 through B0 into the MPU. ANDing the second byte with $1F_{HEX}$ clears the three most significant bits and ANDing the third byte with FE_{HEX} clears the least significant bit. Shifting the data to the right by one bit results in a right justified word.



TYPICAL APPLICATIONS

| | MC68HC05 CODE | | | | | | | | |
|-------|---------------|--------|-------------------------------------------------------------|-------|-----|----------|--------------------------------------------------------|--|--|
| | LDA | #\$52 | Configuration data for serial peripheral | | | L00P1 | Loop if not done with transfer to previous instruction | | |
| | | | control register (Interrupts disabled, output | | | R 0,\$02 | Bit 0 Port C (\$02) goes low (CS goes low) | | |
| | | | enabled, master, Norm = 0, Ph = 0, $Clk/16$) | | | \$0C | Load contents of SPI data register into Accumulator | | |
| | STA | | Load configuration data into location \$0A (SPCR) | | STA | \$0C | Start next SPI cycle | | |
| | LDA | #\$FF | Configuration data for I/O ports | LOOP2 | - | \$0B | Test status of SPIF | | |
| | | | (all bits are set as outputs) | | BPL | | Loop if not done | | |
| | STA | + - | Load configuration data into Port A DDR (\$04) | | LDA | \$0C | Load contents of SPI data register into Accumulator | | |
| | STA | \$05 | Load configuration data into Port B DDR (\$05) | | STA | \$0C | Start next SPI cycle | | |
| | STA | \$06 | Load configuration data into Port C DDR (\$06) | | AND | | Clear 3 MSBs of first D _{OUT} word | | |
| | LDA | #\$08 | Put D _{IN} word for LTC1598L into Accumulator | | STA | \$00 | Load Port A (\$00) with MSBs | | |
| | | | (CH0 with respect to GND) | LOOP3 | TST | \$0B | Test status of SPIF | | |
| | STA | \$50 | Load D _{IN} word into memory location \$50 | | BPL | L00P3 | Loop if not done | | |
| START | BSET | 0,\$02 | Bit 0 Port C (\$02) goes high (CS goes high) | | LDA | \$0C | Load contents of SPI data register into Accumulator | | |
| | LDA | \$50 | Load D _{IN} word at \$50 into Accumulator | | AND | #\$FE | Clear LSB of second DOUT word | | |
| | STA | \$0C | Load D _{IN} word into SPI data register (\$0C) and | | STA | \$01 | Load Port B (\$01) with LSBs | | |
| | | | start clocking data | | | | Go back to start and repeat program | | |
| LOOP1 | TST | \$0B | Test status of SPIF bit in SPI status register (\$0B) | | | | | | |



Hardware and Software Interface to Motorola MC68HC05





TYPICAL APPLICATIONS

MULTICHANNEL A/D USES A SINGLE ANTIALIASING FILTER

This circuit demonstrates how the LTC1598L's independent analog multiplexer can simplify design of a 12-bit data acquisition system. All eight channels are MUXed into a single 1kHz, 4th order Sallen-Key antialiasing filter, which is designed for single supply operation. Since the LTC1598L's data converter accepts inputs from ground to the positive supply, rail-to-rail op amps were chosen for the filter to maximize dynamic range. The LT1368 dual rail-to-rail op amp is designed to operate with 0.1 μ F load capacitors (C1 and C2). These capacitors provide frequency compensation for the amplifiers and help reduce the amplifier's output impedance and improve supply rejection at high frequencies. The filter contributes less

than 1LSB of error due to offsets and bias currents. The filter's noise and distortion are less than -72dB for a 100Hz, 2V_{P-P} offset sine input.

The combined MUX and A/D errors result in an integral nonlinearity error of \pm 3LSB (maximum) and a differential nonlinearity error of \pm 3/4LSB (maximum). The typical signal-to-noise plus distortion ratio is 68dB, with approximately –78dB of total harmonic distortion. The LTC1598L is programmed through a 4-wire serial interface that is compatible with MICROWIRE, SPI and QSPI. Maximum serial clock speed is 200kHz, which corresponds to a 10.5kHz sampling rate.

The complete circuit consumes approximately $600\mu A$ from a single 3V supply.



Simple Data Acquisition System Takes Advantage of the LTC1598L's MUXOUT/ADCIN Pins to Filter Analog Signals Prior to A/D Conversion

TYPICAL APPLICATIONS

Using MUXOUT/ADCIN Loop as PGA

This figure shows the LTC1598L's MUXOUT/ADCIN pins and an LT1368 being used to create a single channel PGA with eight noninverting gains. Combined with the LTC1391, the system can expand to eight channels and eight gains for each channel. Using the LTC1594L, the PGA is reduced to four gains. The output of the LT1368 drives the ADCIN and the resistor ladder. The resistors above the selected MUX channel form the feedback for the LT1368. The gain for this amplifier is $R_{S1}/R_{S2} + 1$. R_{S1} is the summation of the resistors above the selected MUX channel and R_{S2} is the summation of the resistors below the selected MUX channel. If CHO is selected, the gain is 1 since R_{S1} is 0. Table 1 shows the gain for each MUX channel. The LT1368 dual rail-to-rail op amp is designed to operate with $0.1\mu F$ load capacitors. These capacitors provide frequency compensation for the amplifiers, help reduce the amplifiers' output impedance and improve supply rejection at high frequencies. Because the LT1368's I_B is low, the R_{ON} of the selected channel will not affect the gain given by the formula above.



Using the MUXOUT/ADCIN Pins of the LTC1598L to Form a PGA. The LTC1391 MUX Allows Eight Input Channels to be Digitized

--- = DAISY CHAIN CONFIGURATION FOR THE LTC1391 AND THE LTC1598L



PACKAGE DESCRIPTION Dimensions in inches (millimeters) unless otherwise noted.







*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE

**DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



G24 SSOP 0595

S Package 16-Lead Plastic Small Outline (Narrow 0.150) (LTC DWG # 05-08-1610)



**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE



TYPICAL APPLICATION



Using the LTC1598L and LTC1391 as an 8-Channel Differential 12-Bit ADC System

RELATED PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
|-------------------|---------------------------------------|-----------------------------------------------------------------|
| LTC1096/LTC1098 | 8-Pin SO, Micropower 8-Bit ADCs | Low Power, Small Size, Low Cost |
| LTC1096L/LTC1098L | 8-Pin SO, 2.65V Micropower 8-Bit ADCs | Low Power, Small Size, Low Cost |
| LTC1196/LTC1198 | 8-Pin SO, 1Msps 8-Bit ADCs | Low Power, Small Size, Low Cost |
| LTC1282 | 3V High Speed Parallel 12-Bit ADC | 140ksps, Complete with V _{REF} , CLK, Sample-and-Hold |
| LTC1285/LTC1288 | 8-Pin SO, 3V, Micropower ADCs | 1- or 2-Channel, Auto Shutdown |
| LTC1286/LTC1298 | 8-Pin SO, 5V, Micropower ADCs | 1- or 2-Channel, Auto Shutdown |
| LTC1289 | Multiplexed 3V, 1A, 12-Bit ADC | 8-Channel 12-Bit Serial I/O |
| LTC1296 | Multiplexed 12-Bit ADC | 8-Channel 12-Bit Serial I/O |
| LTC1415 | 5V High Speed Parallel 12-Bit ADC | 1.25Msps, Complete with V _{REF} , CLK, Sample-and-Hold |
| LTC1594 | 4-Channel, 5V Micropower 12-Bit ADC | Low Power, Small Size, Low Cost |
| LTC1598 | 8-Channel, 5V Micropower 12-Bit ADC | Low Power, Small Size, Low Cost |