

SPEC No.	MFM2-J09601
ISSUE:	Jun. 9. 1997

То;

	<u> </u>	eliminary SIFICATIONS	
Product Type	9 4M F	ash memory + 1M SRAM	
		LRS1301	
Model No.	(LRS1301)	
CUSTOMERS ACC DATE: BAY:	EPTANCE	PRSENTED BY: T.KUZUMOTO Dept. General Mana	
	REVIEWED BY: 2. Ishilashi K.ISHIBASHI	REVIEWED BY: M. Hara	PREPARED BY: ASEMI
		Engineering Dept.2 Memory IC Engineering	ng Center

Engineering Dept.2
Memory IC Engineering Center
Tenri Integrated Circuits Group
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - · Office electronics
 - · Instrumentation and measuring equipment
 - · Machine tools
 - · Audiovisual equipment
 - · Home appliances
 - · Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-sale operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - · Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - · Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracyAerospace equipment
 - · Communications equipment for trunk lines
 - · Control equipment for the nuclear power industry
 - · Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.



Contents

Pa	art 1 Product Overview	
1.	Description	. 3
2.	Pin Configuration	. 4
3.	Notes	. 5
4.	Truth Table	. 6
5.	Block Diagram	6
6.	Absolute Maximum Ratings	. 7
7.	Recommended DC Operating Conditions	7
8.	Pin Capacitance	7
9.	DC Electrical Characteristics	8
Pa	art 2 Flash Memory Specifications	
1.	Introduction	10
	Principles of Operation	
3.	Bus Operation	15
4.	Command Definitions	, 16
5.	Design Considerations	30
6.	Electrical Specifications	32
Pa	art 3 SRAM Specifications	
1.	Description	46
2.	Truth Table	47
3.	Block Diagram	47
4.	Absolute Maximum Ratings	48
5.	Recommended DC Operating Conditions	48
6.	DC Electrical Characteristics	48
7.	AC Electrical Characteristics	49
8.	Data Retention Characteristics	50
9.	Timing Chart	51

Part 1 Product Overview



1.Description

The LRS1301 is a combination memory organized as 1,048,576x8 bit flash memory and 131,072x8 bit static RAM in one package. It is fabricated using silicon-gate CMOS process technology.

Features

Access Time	e	
Flash me	emory access time150 ns Ma	x.
	ccess time 70 ns Ma	
Operating of	current	
Flash me	mory Read 12 mA M	ax. (tcycle=250ns)
	Byte write40 mA M	ax.
	Block erase 40 mA M	ax.
SRAM	Operating 5 mA M	ax. (tcycle=250ns)
Standby cu	urrent	
Flash me	emory10 μA Ma	ax. (F-CE#≥Vcc-0.2V,
		F-Vpp≤0.2V,RP#≤0.2V
		Ta=0 to 40°C , Vcc=3V)
SRAM		ax. (S-CE#≥Vcc-0.2V,
	•	Ta=0 to 40°C, Vcc=3V)
	1.0 _µ A Ма	x. (Ta=25°C, Vcc=3V
		S-CE#≥Vcc-0.2V)
(Total stand	dby current is the summation of Flash memory's standby	y current and SRAM's one.)
Power sup	oply	
SRAM data	a retention current 1.0 μA a	t 3.0 <i>v, 25°</i> C
Operating	temperature25°C to +85°C	
Fully static	operation	
Three-state	output	
Not designe	ed or rated as radiation hardened	
40 pin sma	all TSOP (TSOP40-P-0813) plastic package	
	_	

Flash memory has P-type bulk silicon, and SRAM has N-type bulk silicon.



2.Pin Configuration	
F-A ₁₈	40

LRS1301

r	
Pin name	Function
A0 to A16	Common Address input
F-A17 to F-A18	Address inputs for Flash memory
F-CE#	Chip enable for Flash memory
S-CE#	Chip enable for SRAM
F-WE#	Write enable for Flash memory
S-WE#	Write enable for SRAM
F-OE#	Output enable for Flash memory
S-OE#	Output enable for SRAM
I/O0 to I/O7	Common data iput/outputs
RP#	Reset/Deep power down for Flash memory
RY/BY#	Ready/Busy status output for Flash memory
F-Vcc	Power supply for Flash memory
F-Vpp	Write/Erase power supply for Flash memory
S-Vcc	Power supply for SRAM
GND	Common ground



3. Notes

This product is a stacked TSOP package that a 4M bit Flash Memory and a 1M bit SRAM are assembled into.

CHIP ENABLE OF FLASH MEMORY AND SRAM

It is forbidden that both F-CE# and S-CE# should be LOW simultaneously. If the two memories are active together, possibly they may not operate normally by interference noises or data collision on I/O bus.

SRAM DATA RETENTION

SRAM data retention is capable in three ways as below. SRAM power switching between a system battery and a backup battery needs careful device decoupling from Flash Memory to prevent SRAM supply voltage from falling lower than 2.0V by a Flash Memory peak current caused by transition of Flash Memory supply voltage or of control signals (F-CE#, F-OE# and RP#).

CASE 1: FLASH MEMORY IS IN STANDBY MODE. (F-Vcc=2.7V to 3.6V)

- SRAM inputs and input/outputs except S-CE# are needed to be applied with voltages in the range of -0.3V to S-Vcc+0.3V or to be open(High-Z).
- Flash Memory inputs and input/outputs except F-CE# and RP# are needed to be applied with voltages in the range of -0.3V to S-Vcc+0.3V or to be open(High-Z).

CASE 2: FLASH MEMORY IS IN DEEP POWER DOWN MODE. (F-Vcc=2.7V to 3.3V)

- · SRAM inputs and input/outputs except S-CE# are needed to be applied with voltages in the range of -0.3V to S-Vcc+0.3V or to be open.
- · Flash Memory inputs and input/outputs except RP# and RY/BY# are needed to be applied with voltages in the range of -0.3V to S-Vcc+0.3V or to be open(High-Z). RP# is needed to be at the same level as F-Vcc or to be open. Note that RY/BY# outputs LOW till Block Erase, Byte Write or Set Lock Bit completes.

CASE 3: FLASH MEMORY POWER SUPPLY IS TURNED OFF. (F-Vcc=0V)

- · Fix RP# LOW level before turning off Flash memory power supply.
- When turning on Flash memory power supply, keep RP# LOW. After F-Vcc reaches over 2.7V, keep RP# LOW for more than 100nsec.
- · SRAM inputs and input/outputs except S-CE# are needed to be applied with voltages in the range of -0.3V to S-Vcc+0.3V or to be open(High-Z).
- · Flash Memory inputs and input/outputs except RP# are needed to be applied with voltages in the range of -0.3V to S-Vcc+0.3V or to be open(High-Z).

DEVICE DECOUPLING

The power supply is needed to be designed carefully because one of the SRAM and the Flash Memory is in standby mode when the other is active. A careful decoupling of power supplies is necessary between SRAM and Flash Memory. Note peak current caused by transition of control signals.




.Truth	table(1)	(X=0	don't ca	are)						
F-CE#	F-OE#	F-WE#	RP#	S-CE#	S-OE#	S-WE#	Address	Mode	I/O0 to 7	Current	Note
L	L	Н	Н	Н	X	X	X	Flash read	Output	lcc	2,3,4,8
L	Н	Η	Н	Η	X	Х	X	Flash read	High-Z	lcc	4
L	Н	L	Н	Н	Х	Х	X	Flash write	Input	lcc	4,6,7,8
Н	Х	Х	Х	L	L	Н	×	SRAM read	Output	lcc	
Н	Х	Х	Х	L	Н	Н	X	SRAM read	High-Z	lcc	
Н	Х	Х	Х	L	Х	L	×	SRAM write	Input	lcc	
Н	Х	Х	Н	Н	Х	Х	Х	Standby	High-Z	Isb	4
Н	Х	Х	L	Н	Х	Х	Х	Deep power down	High-Z	Isb	5

Notes

- 1. Do not make F-CE# and S-CE# "LOW" level at the same time.
- 2. Reffer to DC Characteristics. When VPP≤VPPLK, memory contents can be read, but not altered.
- 3. X can be VIL or VIH for control pins and addresses, and VPPLK or VPPH for VPP. See DC Characteristics for VPPLK and VPPH voltages.
- 4. RY/BY# is Vol when the WSM is executing internal block erase, byte write, or lock-bit configuration algorithms. It is Voh during when the WSM is not busy, in block erase suspend mode (with byte write inactive), byte write suspend mode, or deep power-down mode.
- 5. RP# at GND \pm 0.2V ensures the lowest deep power-down current.
- 6. Command writes involving block erase, write, or lock-bit configuration are reliably executed when VPP=VPPH and VCC=VCC1. Block erase, byte write, or lock-bit configuration with VIH<RP#<VHH produce spurious results and should not be attempted.
- 7. Reffer to Part 2 Section 3 Table 4 for valid DIN during a write operation.
- 8. Do not use in a timing that both OE# and WE# is "LOW" level.

5. Block Diagram



6.Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*9,10)	Vcc	-0.5 to +4.6	V
Input voltage(*9,10)	Vin	-0.5(*12) to Vcc+0.3	V
Operating temperature	TOPR	-25 to +85	°C
Storage temperature	Tsrg	-65 to +150	°C
VPP voltage(*9)	VPP	-0.2 to +12.6(*13)	V
Input voltage(*9)	RP#	-0.5(*12) to +12.6(*13)	V

Notes

9. The maximum applicable voltage on any pin with respect to GND.

- 10. Except VPP.
- 11. Except RP#.
- 12. -2.0V undershoot is allowed when the pulse width is less than 20nsec.
- 13. +14.0V overshoot is allowed when the pulse width is less than 20nsec.

7.Recommended DC Operating Conditions

 $(Ta = -25^{\circ}C \text{ to } +85^{\circ}C)$

			,		
Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Vcc	2.7	3.0	3.3	V
Input voltage	ViH	2.2		Vcc+0.3	V
	VIL	-0.3		0.4	V
	VHH(*15)	11.4		12.6	

Notes

- 14. -2.0V undershoot is allowed when the pulse width is less than 20nsec.
- 15. This voltage is applicable to RP# Pin only.

8.Pin Capacitance

 $(Ta=25^{\circ}C, f=1MHz)$

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
Input capacitance	Cin	VIN=0V			16	pF	*16
I/O capacitance	Ci/O	V1/0=0V			22	pF	*16

Note

16. Sampled but not 100% tested

9.DC Electrical Characteristics

SHARP

(Ta= -25°C to +85°C , Vcc= 2.7V to 3.3V)

Parameter		Note	Condition	s		Min.	Тур.	Max.	Unit
Input leakage current(lu)	,		VIN=0V to VCC			-1.0		1.0	μА
Output leakage current (ILO)			F-CE#, S-CE#=VIH or F-OE#, S-OE#=VIH or F-WE#, S-WE#=VIH, VI/O	=0V	' to Vcc	-1.0		1.0	μА
		*18	Read current, F-VPP≤F-V F-CE#≤0.2V, VIN≥VCC-0.2V or VIN≤0.3		tcycle=250ns lvo=0mA			12	mA
Operating supply	F L *19 A *20		Summation of VccByte Write or set lock-bit current, and VPP Byte Write or set lock-bit current.					40	mA
current (lcc)		*19 *21	Summation of Vcc Block Erase or Clear Block lock-bits current, and Vpp Block Erase or Clear Block lock-bits current.					40	mA
	B		S-CE#=0.2V, VIN≥VCC-0.2V or VIN≤0.2	2V	tcycle=250ns II/O=0mA			5	mA
	F	*23 *24	F-CE#=ViH, RP#=ViH	1	=-25°C to 85°C :c=3.0V			2.2	mA
Standby	FLASH	*23 *25	F-CE#≥Vcc-0.2V, F-VPP≤0.2V, RP#≤0.2V		=0°C to 40°C C=3.0V			10	μА
current (ISB)	S R	*26	S-CE#=VIH		=-25°C to 85°C C=3.0V			1	mA
	A M	*27	S-CE#≥Vcc-0.2V		=0°C to 40°C c=3.0V		1.0	3	μА
Output voltage		*28	IOL=2.0mA					0.4	٧
(VOL, VOH)		*28	IOH=2.0mA			2.4			V

Notes

- 17. Ta=25°C, Vcc=3.0V
- 18. This value is read current (ICCR+IPPR) of the flash memory.
- 19. Sampled but not 100% tested.
- 20. This value is operation current (ICCW+IPPW) of flash memory.
- 21. This value is operation current (ICCE+IPPE) of flash memory.
- 22. This value is operation current (ICC2) of SRAM.
- 23. RY/BY# Pin must be opened.
- 24. This value is stand-by current (ICCS+IPPS) of flash memory.
- 25. This value is deep power down cuurent (ICCD+IPPD) of flash memory.
- 26. This value is stand-by current (ISB1) of SRAM.
- 27. This value is stand-by current (ISB) of SRAM.
- 28. Including RY/BY# Pin.

Part 2

Flash memory specifications



10

CONTENTS

PAGE	PAGE
1.0 INTRODUCTION	5.0 DESIGN CONSIDERATIONS30
1.1 New Features 10	5.1 Three-Line Output Control30
1.2 Product Overview	5.2 RY/BY# and Block Erase, Byte Write and Lock-Bit
	Configuration Polling30
2.0 PRINCIPLES OF OPERATION 14	5.3 Power Supply Decoupling30
2.1 Data Protection	5.4 V _{PP} Trace on Printed Circuit Boards30
	5.5 V _{CC} , V _{PP} , RP# Transitions31
3.0 BUS OPERATION 15	5.6 Power-Up/Down Protection31
3.1 Read 15	5.7 Power Dissipation31
3.2 Output Disable	
3.3 Standby	6.0 ELECTRICAL SPECIFICATIONS32
3.4 Deep Power-Down	6 1 Absolute Maximum Ratings32
3.5 Read Identifier Codes Operation	6.2 Operating Conditions33
3.6 Write	6.2.1 AC Input/Output Test Conditions33
•	6.2.2 DC Characteristics54
4.0 COMMAND DEFINITIONS	6.2.3 AC Characteristics - Read-Only Operations .36
4.1 Read Array Command	6.2.4 AC Characteristics - Write Operations38
4.2 Read Identifier Codes Command	6.2.5 Alternative CE#-Controlled Writes40
4.3 Read Status Register Command	6.2.6 Reset Operations42
4.4 Clear Status Register Command	6.2.7 Block Erase, Byte Write and Lock-Bit
4.5 Block Erase Command	Configuration Performance43
4.6 Byte Write Command	
4.7 Block Erase Suspend Command	
4.8 Byte Write Suspend Command21	
4.9 Set Block and Master Lock-Bit Commands 21	•
4.10 Clear Block Lock-Bits Command	



1 INTRODUCTION

This datasheet contains LRS1310 specifications. Section 1 provides a flash memory overview. Sections 2, 3, 4, and 5 describe the memory organization and functionality. Section 6 covers electrical specifications.

1.1 New Features

The LR1301 Flash memory maintains backwards-compatibility with SHARP's 28F008SA. Key enhancements over the 28F008SA include:

- Enhanced Suspend Capabilities
- •In-System Block Locking
- •Because of new feature support, the two devices have different device codes. This allows for software optimization.
- V_{PPLK} has been lowered from 6.5V to 1.5V to support 3.3V block erase, byte write, and lock-bit configuration operations. Designs that switch V_{PP} off during read operations should make sure that the V_{PP} voltage transitions to GND.
- •Allow V_{PP} connection to 3.3V.

1.2 Product Overview

The LR1301 is a high-performance 4-Mbit SmartVoltage Flash memory organized as 512 Kbyte of 8 bits. The 512 Kbyte of data is arranged in eight 64-Kbyte blocks which are individually erasable, lockable, and unlockable in-system. The memory map is shown in Figure 2.

SmartVoltage technology provides a choice of V_{CC} and V_{PP} combinations, as shown in Table 1, to meet system performance and power expectations. In addition to flexible erase and program voltages, the dedicated V_{PP} pin gives complete data protection when $V_{PP} \leq V_{PPLK}$.

Table 1. V_{CC} and V_{DD} Voltage Combinations

V _{CC} Voltage	V _{PP} Voltage
2.7V ⁽¹⁾ to 3.6V	3.0V to 3.6V

NOTE:

 Block erase, byte write and lock-bit configuration operations with V_{CC}<3.0V are not supported.

Internal V_{CC} and V_{PP} detection Circuitry automatically configures the device for optimized read and write operations.

A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, byte write, and lock-bit configuration operations.

A block erase operation erases one of the device's 64-Kbyte blocks independent of other blocks. Each block can be independently erased 100,000 times (0.8 million block erases per device). Block erase suspend mode allows system software to suspend block erase to read or write data from any other block.

Byte write suspend mode enables the system to read data or execute code from any other flash memory array location.

LRS1301 Flash MEMORY

Individual block locking uses a combination of bits, sixteen block lock-bits and a master lock-bit, to lock and unlock blocks. Block lock-bits gate block erase and byte write operations, while the master lock-bit gates block lock-bit modification. Lock-bit configuration operations (Set Block Lock-Bit, Set Master Lock-Bit, and Clear Block Lock-Bits commands) set and cleared lock-bits.

The status register indicates when the WSM's block erase, byte write, or lock-bit configuration operation is finished.

The RY/BY# output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status polling using RY/BY# minimizes both CPU overhead and system power consumption. When low, RY/BY# indicates that the WSM is performing a block erase, byte write, or lock-bit configuration. RY/BY#-high indicates that the WSM is ready for a new command, block erase is suspended

(and byte write is inactive), byte write is suspended, or the device is in deep power-down mode.

The access time is 120ns (t_{AVQV}) over the commercial temperature range (-25°C to +85°C) and V_{CC} supply voltage range of 2.7V-3.6V.

The Automatic Power Savings (APS) feature substantially reduces active current when the device is in static mode (addresses not switching). In APS mode, the typical I_{CCR} current is 3 mA at 3.3V V_{CC} .

When CE# and RP# pins are at V_{CC} , the I_{CC} CMOS standby mode is enabled. When the RP# pin is at GND, deep power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (t_{PHQV}) is required from RP# switching high until outputs are valid. Likewise, the device has a wake time (t_{PHEL}) from RP#-high until writes to the CUI are recognized. With RP# at GND, the WSM is reset and the status register is cleared.




Figure 1. Block Diagram



Table 2. Pin Descriptions

Sym	Туре	Name and Function
A ₀ -A ₁₈	INPUT	ADDRESS INPUTS: Inputs for addresses during read and write operations. Addresses
0 10		are internally latched during a write cycle.
DQ ₀ -DQ ₇	INPUT/	DATA INPUT/OUTPUTS: Inputs data and commands during CUI write cycles; outputs
' '	OUTPUT	data during memory array, status register, and identifier code read cycles. Data pins float
		to high-impedance when the chip is deselected or outputs are disabled. Data is internally
		latched during a write cycle.
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders, and sense
		amplifiers. CE#-high deselects the device and reduces power consumption to standby
		levels.
RP#	INPUT	RESET/DEEP POWER-DOWN: Puts the device in deep power-down mode and resets
		internal automation. RP#-high enables normal operation. When driven low, RP# inhibits
		write operations which provides data protection during power transitions. Exit from deep power-down sets the device to read array mode. RP# at V _{HH} enables setting of the
		master lock-bit and enables configuration of block lock-bits when the master lock-bit is
		set. RP#=V _{HH} overrides block lock-bits thereby enabling block erase and byte write
		operations to locked memory blocks. Block erase, byte write, or lock-bit configuration
		with V _{IH} <rp#<v<sub>HH produce spurious results and should not be attempted.</rp#<v<sub>
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are
		latched on the rising edge of the WE# pulse.
RY/BY#	OUTPUT	READY/BUSY#: Indicates the status of the internal WSM. When low, the WSM is
		performing an internal operation (block erase, byte write, or lock-bit configuration).
		RY/BY#-high indicates that the WSM is ready for new commands, block erase is
		suspended, and byte write is inactive, byte write is suspended, or the device is in deep
		power-down mode. RY/BY# is always active and does not float when the chip is
	CUPPLY	deselected or data outputs are disabled.
V _{PP}	SUPPLY	BLOCK ERASE, BYTE WRITE, LOCK-BIT CONFIGURATION POWER SUPPLY: For
		erasing array blocks, writing bytes, or configuring lock-bits. With V _{PP} ≤ V _{PPLK} , memory
		contents cannot be altered. Block erase, byte write, and lock-bit configuration with an invalid V _{PP} (see DC Characteristics) produce spurious results and should not be
		attempted.
V _{CC}	SUPPLY	DEVICE POWER SUPPLY: Internal detection configures the device for 2.7V, 3.3V or 5V
\ CC	301121	operation. To switch from one voltage to another, ramp V _{CC} down to GND and then ramp
		V_{CC} to the new voltage. Do not float any power pins. With $V_{CC} \le V_{LKO}$, all write attempts
		to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC
		Characteristics) produce spurious results and should not be attempted. Block erase, byte
		write and lock-bit configuration operations with V _{CC} <3.0V are not supported.
GND	SUPPLY	GROUND: Do not float any ground pins.
NC		NO CONNECT: Lead is not internal connected; it may be driven or floated.

NOTES:

 A_{18} , A_{17} mean F- A_{18} and F- A_{17} in the Part 1. DQ₀ to DQ₇ mean I/O₀ to I/O₇ in the Part 1. CE# means F-CE# in the Part 1.

OE# means F-OE# in the Part 1.

WE# means F-WE# in the Part 1.

V_{PP} means F-V_{PP} in the Part 1. V_{CC} means F-V_{CC} in the Part 1. No NC Pin exists in this product.



2 PRINCIPLES OF OPERATION

The LRS1301 Flash memory includes an on-chip WSM to manage block erase, byte write, and lock-bit configuration functions. It allows for: 100% TTL-level control inputs, fixed power supplies during block erasure, byte write, and lock-bit configuration, and minimal processor overhead with RAM-Like interface timings.

After initial device power-up or return from deep power-down mode (see Bus Operations), the device defaults to read array mode. Manipulation of external memory control pins allow array read, standby, and output disable operations.

Status register and identifier codes can be accessed through the CUI independent of the V_{pp} voltage. High voltage on V_{pp} enables successful block erasure, byte writing, and lock-bit configuration. All functions associated with altering memory contents–block erase, byte write, Lock-bit configuration, status, and identifier codes–are accessed via the CUI and verified through the status register.

Commands are written using standard microprocessor write timings. The CUI contents serve as input to the WSM, which controls the block erase, byte write, and lock-bit configuration. The internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and margining of data. Addresses and data are internally latch during write cycles. Writing the appropriate command outputs array data, accesses the identifier codes, or outputs status register data.

Interface software that initiates and polls progress of block erase, byte write, and lock-bit configuration can be stored in any block. This code is copied to and executed from system RAM during flash memory updates. After successful completion, reads are again possible via the Read Array command. Block erase suspend allows system software to suspend a block erase to read or write data from any other

block. Byte write suspend allows system software to suspend a byte write to read data from any other flash memory array location.

7FFFF 70000	64-Kbyte Block	7
6FFFF 60000	64-Kbyte Block	6
5FFFF 50000	64-Kbyte Block	5
4FFFF 40000	64-Kbyte Block	4
3FFFF 30000	64-Kbyte Block	3
2FFFF 20000	64-Kbyte Block	2
10000 10000	64-Kbyte Block	1
00000 00000	64-Kbyte Block	C

Figure 2. Memory Map

2.1 Data Protection

Depending on the application, the system designer may choose to make the V_{PP} power supply switchable (available only when memory block erases, byte writes, or lock-bit configurations are required) or hardwired to V_{PPH} . The device accommodates either design practice and encourages optimization of the processor-memory interface.

When $V_{PP} \le V_{PPLK}$, memory contents cannot be altered. The CUI, with two-step block erase, byte write, or lock-bit configuration command sequences, provides protection from unwanted operations even when high voltage is applied to V_{PP} . All write functions are disabled when V_{CC} is below the write lockout voltage V_{LKO} or when RP# is at V_{IL} . The device's block locking capability provides additional protection from inadvertent code or data alteration by gating erase and byte write operations.



3 BUS OPERATION

The local CPU reads and writes flash memory in-system. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles.

3.1 Read

Information can be read from any block, identifier codes, or status register independent of the V_{PP} voltage. RP# can be at either V_{IH} or V_{HH} .

The first task is to write the appropriate read mode command (Read Array, Read Identifier Codes, or Read Status Register) to the CUI. Upon initial device power-up or after exit from deep power-down mode, the device automatically resets to read array mode. Four control pins dictate the data flow in and out of the component: CE#, OE#, WE#, and RP#. CE# and OE# must be driven active to obtain data at the outputs. CE# is the device selection control, and when active enables the selected memory device. OE# is the data output (DQ0-DQ7) control and when active drives the selected memory data onto the I/O bus. WE# must be at V_{IH} and RP# must be at V_{IH} or V_{HH} . Figure 12 illustrates a read cycle.

3.2 Output Disable

With OE# at a logic-high level (V_{IH}), the device outputs are disabled. Output pins DQ $_0$ -DQ $_7$ are placed in a high-impedance state.

3.3 Standby

CE# at a logic-high level (V_{IH}) places the device in standby mode which substantially reduces device power consumption. DQ₀-DQ₇ outputs are placed in a high-impedance state independent of OE#. If deselected during block erase, byte write, or lock-bit

configuration, the device continues functioning, and consuming active power until the operation completes.

3.4 Deep Power-Down

RP# at V_{II} initiates the deep power-down mode.

In read modes, RP#-low deselects the memory, places output drivers in a high-impedance state and turns off all internal circuits. RP# must be held low for a minimum of 100 ns. Time t_{PHQV} is required after return from power-down until initial memory access outputs are valid. After this wake-up interval, normal operation is restored. The CUI is reset to read array mode and status register is set to 80H.

During block erase, byte write, or lock-bit configuration modes, RP#-low will abort the operation. RY/BY# remains low until the reset operation is complete. Memory contents being altered are no longer valid; the data may be partially erased or written. Time t_{PHWL} is required after RP# goes to logic-high (V_{IH}) before another command can be written.

As with any automated device, it is important to assert RP# during system reset. When the system comes out of reset, it expects to read from the flash memory. Automated flash memories provide status information when accessed during block erase, byte write, or lock-bit configuration modes. If a CPU reset occurs with no flash memory reset, proper CPU initialization may not occur because the flash memory may be providing status information instead of array data. SHARP's flash memories allow proper CPU initialization following a system reset through the use of the RP# input. In this application, RP# is controlled by the same RESET# signal that resets the system CPU.

3.5 Read Identifier Codes Operation

The read identifier codes operation outputs the manufacturer code, device code, block lock configuration codes for each block, and the master lock configuration code (see Figure 3). Using the manufacturer and device codes, the system CPU can automatically match the device with its proper algorithms. The block lock and master lock configuration codes identify locked and unlocked blocks and master lock-bit setting.




Figure 3. Device Identifier Code Memory Map

3.6 Write

Writing commands to the CUI enable reading of device data and identifier codes. They also control inspection and clearing of the status register. When $V_{\rm CC}=V_{\rm CC2}$ and $V_{\rm PP}=V_{\rm PPH}$, the CUI additionally controls block erasure, byte write, and lock-bit configuration.

The Block Erase command requires appropriate command data and an address within the block to be erased. The Byte Write command requires the command and address of the location to be written. Set Master and Block Lock-Bit commands require the command and address within the device (Master Lock) or block within the device (Block Lock) to be locked. The Clear Block Lock-Bits command requires the command and address within the device.

The CUI does not occupy an addressable memory location. It is written when WE# and CE# are active. The address and data needed to execute a command are latched on the rising edge of WE# or CE# (whichever goes high first). Standard microprocessor write timings are used. Figures 13 and 14 illustrate WE# and CE#-controlled write operations.

4 COMMAND DEFINITIONS

When the V_{PP} voltage $\leq V_{PPLK}$, Read operations from the status register, identifier codes, or blocks are enabled. Placing V_{PPH} on V_{PP} enables successful block erase, byte write and lock-bit configuration operations.

Device operations are selected by writing specific commands into the CUI. Table 4 defines these commands.



Table 3. Bus Operations

Mode	Notes	RP#	CE#	OE#	WE#	Address	V _{PP}	DQ ₀₋₇	RY/BY#
Read	1,2,3,8	V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	X	X	D _{OUT}	X
Output Disable	3	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IH}	Х	X	High Z	Х
Standby	3	V _{IH} or V _{HH}	V _{IH}	Х	Х	Х	Х	High Z	Х
Deep Power-Down	4	V _{II}	X	Χ	Х	X	X	High Z	V _{OH}
Read Identifier Codes		V _{IH} or V _{HH}	V _{IL}	V _{IL}	V _{IH}	See Figure 7	Х	Note 5	V _{OH}
Write	3,6,7,8	V _{IH} or V _{HH}	V _{IL}	V _{IH}	V _{IL}	X	X	D _{IN}	Х

NOTES:

- 1. Refer to DC Characteristics. When $V_{PP} \le V_{PPLK}$, memory contents can be read, but not altered.
- X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or V_{PPH} for V_{PP}. See DC Characteristics for V_{PPLK} and V_{PPH} voltages.
 RY/BY# is V_{OL} when the WSM is executing internal block erase, byte write, or lock-bit configuration algorithms.
- It is V_{OH} during when the WSM is not busy, in block erase suspend mode (with byte write inactive), byte write suspend mode, or deep power-down mode.
- 4. RP# at GND±0.2V ensures the lowest deep power-down current.
- 5. See Section 4.2 for read identifier code data.
- 6. Command writes involving block erase, write, or lock-bit configuration are reliably executed when $V_{PP}=V_{PPH}$ and $V_{CC}=V_{CC2}$. Block erase, byte write, or lock-bit configuration with V_{CC} <3.0V or V_{IH} <RP#< V_{HH} produce spurious results and should not be attempted.
- 7. Refer to Table 4 for valid D_{IN} during a write operation.
 8. Don't use the timing both OE# and WE# are V_{IL}.





Table 4. Command Definitions(9)

	Bus Cycles		Fir	rst Bus Cy	cle	Second Bus Cycle		
Command	Req'd.	Notes	Oper ⁽¹⁾	Addr(2)	Data ⁽³⁾	Oper(1)	Addr(2)	Data ⁽³⁾
Read Array/Reset	1		Write	X	FFH			
Read Identifier Codes	≥2	4	Write	Χ	90H	Read	IA	ID
Read Status Register	2		Write	Х	70H	Read	X	SRD
Clear Status Register	1		Write	X	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	DOH
Byte Write	2	5,6	Write	WA	40H	Write	WA	WD
					or 10H			
Block Erase and Byte Write Suspend	1	5	Write	Х	B0H			
Block Erase and Byte Write Resume	1	5	Write	X	D0H			
Set Block Lock-Bit	2	7	Write	BA	60H	Write	BA	01H
Set Master Lock-Bit	2	7	Write	Х	60H	Write	X	F1H
Clear Block Lock-Bits	2	8	Write	X	60H	Write	Χ	DOH

NOTES:

- BUS operations are defined in Table 3.
- 2. X=Any valid address within the device.

IA=Identifier Code Address: see Figure 3.

BA=Address within the block being erased or locked.

WA=Address of memory location to be written.

- SRD=Data read from status register. See Table 7 for a description of the status register bits.
 WD=Data to be written at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first).
 - ID=Data read from identifier codes.
- 4. Following the Read Identifier Codes command, read operations access manufacturer, device, block lock, and master lock codes. See Section 4.2 for read identifier code data.
- 5. If the block is locked, RP# must be at V_{HH} to enable block erase or byte write operations. Attempts to issue a block erase or byte write to a locked block while RP# is V_{IH}.
- 6. Either 40H or 10H are recognized by the WSM as the byte write setup.
- 7. If the master lock-bit is set, RP# must be at V_{HH} to set a block lock-bit. RP# must be at V_{HH} to set the master lock-bit. If the master lock-bit is not set, a block lock-bit can be set while RP# is V_{IH}.
- 8. If the master lock-bit is set, RP# must be at V_{HH} to clear block lock-bits. The clear block lock-bits operation simultaneously clears all block lock-bits. If the master lock-bit is not set, the Clear Block Lock-Bits command can be done while RP# is V_{IH}.
- Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.



4.1 Read Array Command

Upon initial device power-up and after exit from deep power-down mode, the device defaults to read array mode. This operation is also initiated by writing the Read Array command. The device remains enabled for reads until another command is written. Once the internal WSM has started a block erase, byte write or lock-bit configuration, the device will not recognize the Read Array command until the WSM completes its operation unless the WSM is suspended via an Erase Suspend or Byte Write Suspend command. The Read Array command functions independently of the $\rm V_{PP}$ voltage and RP# can be $\rm V_{IH}$ or $\rm V_{HH}$.

4.2 Read Identifier Codes Command

The identifier code operation is initiated by writing the Read Identifier Codes command. Following the command write, read cycles from addresses shown in Figure 3 retrieve the manufacturer, device, block lock configuration and master lock configuration codes (see Table 5 for identifier code values). To terminate the operation, write another valid command. Like the Read Array command, the Read Identifier Codes command functions independently of the V_{PP} voltage and RP# can be V_{IH} or V_{HH} . Following the Read Identifier Codes command, the following information can be read:

Table 5. Identifier Codes

Table 6: Tacitation Codes									
Code	Address	Data							
Manufacture Code	00000	89							
Device Code	00001	A7							
Block Lock Configuration	X0002 ⁽¹⁾	orbei in Lifeya							
Block is Unlocked		DQ ₀ =0							
Block is Locked		DQ ₀ =1							
 Reserved for Future Use 		DQ ₁₋₇							
Master Lock Configuration	00003								
Device is Unlocked		DQ ₀ =0							
Device is Locked		DQ ₀ =1							
•Reserved for Future Use		DQ ₁₋₇							

NOTE:

 X selects the specific block lock configuration code to be read. See Figure 3 for the device identifier code memory map.

4.3 Read Status Register Command

The status register may be read to determine when a block erase, byte write, or lock-bit configuration is complete and whether the operation completed successfully. It may be read at any time by writing the Read Status Register command. After writing this command, all subsequent read operations output data from the status register until another valid command is written. The status register contents are latched on the falling edge of OE# or CE#, whichever occurs. OE# or CE# must toggle to V_{IH} before further reads to update the status register latch. The Read Status Register command functions independently of the V_{PP} voltage. RP# can be V_{IH} or V_{HH} .

4.4 Clear Status Register Command

Status register bits SR.5, SR.4, SR.3, and SR.1 are set to "1"s by the WSM and can only be reset by the Clear Status Register command. These bits indicate various failure conditions (see Table 7). By allowing system software to reset these bits, several operations (such as cumulatively erasing or locking multiple blocks or writing several bytes in sequence) may be performed. The status register may be polled to determine if an error occurre during the sequence.

To clear the status register, the Clear Status Register command (50H) is written. It functions independently of the applied V_{PP} Voltage. RP# can be V_{IH} or V_{HH} . This command is not functional during block erase or byte write suspend modes.

4.5 Block Erase Command

Erase is executed one block at a time and initiated by a two-cycle command. A block erase setup is first written, followed by an block erase confirm. This command sequence requires appropriate sequencing and an address within the block to be erased (erase changes all block data to FFH). Block preconditioning, erase, and verify are handled internally by the WSM (invisible to the system). After the two-cycle block erase sequence is written, the device automatically outputs status register data when read (see Figure 4). The CPU can detect block erase completion by analyzing the output data of the RY/BY# pin or status register bit SR.7.



When the block erase is complete, status register bit SR.5 should be checked. If a block erase error is detected, the status register should be cleared before system software attempts corrective actions. The CUI remains in read status register mode until a new command is issued.

This two-step command sequence of set-up followed by execution ensures that block contents are not accidentally erased. An invalid Block Erase command sequence will result in both status register bits SR.4 and SR.5 being set to "1". Also, reliable block erasure can only occur when $V_{\text{CC}} \! = \! V_{\text{CC2}}$ and $V_{\text{PP}} \! = \! V_{\text{PPH}}.$ In the absence of this high voltage, block contents are protected against erasure. If block erase is attempted while V_{PP}≤V_{PPLK}, SR.3 and SR.5 will be set to "1". Successful block erase requires that corresponding block lock-bit be cleared or, if set, that RP#=VHH. If block erase is attempted when the corresponding block lock-bit is set and RP#=VIH, SR.1 and SR.5 will be set to "1". Block erase operations with V_{IH}<RP#<V_{HH} produce spurious results and should not be attempted.

4.6 Byte Write Command

Byte write is executed by a two-cycle command sequence. Byte write setup (standard 40H or alternate 10H) is written, followed by a second write that specifies the address and data (latched on the rising edge of WE#). The WSM then takes over, controlling the byte write and write verify algorithms internally. After the byte write sequence is written, the device automatically outputs status register data when read (see Figure 5). The CPU can detect the completion of the byte write event by analyzing the RY/BY# pin or status register bit SR.7.

When byte write is complete, status register bit SR.4 should be checked. If byte write error is detected, the status register should be cleared. The internal WSM verify only detects errors for "1"s that do not successfully write to "0"s. The CUI remains in read status register mode until it receives another command.

Reliable byte writes can only occur when $V_{CC}=V_{CC2}$ and $V_{PP}=V_{PPH}$. In the absence of this high voltage, memory contents are protected against byte writes. If byte write is attempted while $V_{PP}\leq V_{PPLK}$, status register bits SR.3 and SR.4 will be set to "1".

Successful byte write requires that the corresponding block lock-bit be cleared or, if set, that RP#= V_{HH} . If byte write is attempted when the corresponding block lock-bit is set and RP#= V_{IH} , SR.1 and SR.4 will be set to "1". Byte write operations with V_{IH} <-RP#< V_{HH} produce spurious results and should not be attempted.

4.7 Block Erase Suspend Command

The Block Erase Suspend command allows block-erase interruption to read or byte-write data in another block of memory. Once the block-erase process starts, writing the Block Erase Suspend command requests that the WSM suspend the block erase sequence at a predetermined point in the algorithm. The device outputs status register data when read after the Block Erase Suspend command is written. Polling status register bits SR.7 and SR.6 can determine when the block erase operation has been suspended (both will be set to "1"). RY/BY# will also transition to V_{OH}. Specification t_{WHRH2} defines the block erase suspend latency.

At this point, a Read Array command can be written to read data from blocks other than that which is suspended. A Byte Write command sequence can also be issued during erase suspend to program data in other blocks. Using the Byte Write Suspend command (see Section 4.8), a byte write operation can also be suspended. During a byte write operation with block erase suspended, status register bit SR.7 will return to "0" and the RY/BY# output will transition to V_{OL}. However, SR.6 will remain "1" to indicate block erase suspend status.

The only other valid commands while block erase is suspended are Read Status Register and Block Erase Resume. After a Block Erase Resume command is written to the flash memory, the WSM will continue the block erase process. Status register bits SR.6 and SR.7 will automatically clear and RY/BY# will return to $V_{\rm OL}$. After the Erase Resume command is written, the device automatically outputs status register data when read (see Figure 6). $V_{\rm PP}$ must remain at $V_{\rm PPH}$ (the same $V_{\rm PP}$ level used for block erase) while block erase is suspended. RP# must also remain at $V_{\rm IH}$ or $V_{\rm HH}$ (the same RP# level used for block erase). Block erase cannot resume until byte write operations initiated during block erase suspend have completed.



4.8 Byte Write Suspend Command

The Byte Write Suspend command allows byte write interruption to read data in other flash memory locations. Once the byte write process starts, writing the Byte Write Suspend command requests that the WSM suspend the byte write sequence at a predetermined point in the algorithm. The device continues to output status register data when read after the Byte Write Suspend command is written. Polling status register bits SR.7 and SR.2 can determine when the byte write operation has been suspended (both will be set to "1"). RY/BY# will also transition to VOH. Specification tWHRH1 defines the byte write suspend latency.

At this point, a Read Array command can be written to read data from locations other than that which is suspended. The only other valid commands while byte write is suspended are Read Status Register and Byte Write Resume. After Byte Write Resume command is written to the flash memory, the WSM will continue the byte write process. Status register bits SR.2 and SR.7 will automatically clear and RY/BY# will return to V_{OL} . After the Byte Write Resume command is written, the device automatically outputs status register data when read (see Figure 7). V_{PP} must remain at V_{PPH} (the same V_{PP} level used for byte write) while in byte write suspend mode. RP# must also remain at V_{IH} or V_{HH} (the same RP# level used for byte write).

4.9 Set Block and Master Lock-Bit Commands

A flexible block locking and unlocking scheme is enabled via a combination of block lock-bits and a master lock-bit. The block lock-bits gate program and erase operations while the master lock-bit gates block-lock bit modification. With the master lock-bit not set, individual block lock-bits can be set using the Set Block Lock-Bit command. The Set Master Lock-Bit command, in conjunction with RP#=V_{HH}, sets the master lock-bit. After the master lock-bit is set, subsequent setting of block lock-bits requires both the Set Block Lock-Bit command and V_{HH} on

the RP# pin. See Table 6 for a summary of hardware and software write protection options.

Set block lock-bit and master lock-bit are executed by a two-cycle command sequence. The set block or master lock-bit setup along with appropriate block or device address is written followed by either the set block lock-bit confirm (and an address within the block to be locked) or the set master lock-bit confirm (and any device address). The WSM then controls the set lock-bit algorithm. After the sequence is written, the device automatically outputs status register data when read (see Figure 8). The CPU can detect the completion of the set lock-bit event by analyzing the RY/BY# pin output or status register bit SR.7.

When the set lock-bit operation is complete, status register bit SR.4 should be checked. If an error is detected, the status register should be cleared. The CUI will remain in read status register mode until a new command is issued.

This two-step sequence of set-up followed by execution ensures that lock-bits are not accidentally set. An invalid Set Block or Master Lock-Bit command will result in status register bits SR.4 and SR.5 being set to "1". Also, reliable operations occur only when $V_{\rm CC}=V_{\rm CC2}$ and $V_{\rm PP}=V_{\rm PPH}$. In the absence of this high voltage, lock-bit contents are protected against alteration.

A successful set block lock-bit operation requires that the master lock-bit be cleared or, if the master lock-bit is set, that RP#=V $_{\rm HH}$. If it is attempted with the master lock-bit set and RP#=V $_{\rm IH}$, SR.1 and SR.4 will be set to "1" and the operation will fail. Set block lock-bit operations while V $_{\rm IH}$ <RP#<V $_{\rm HH}$ produce spurious results and should not be attempted. A successful set master lock-bit operation requires that RP#=V $_{\rm HH}$. If it is attempted with RP#=V $_{\rm IH}$, SR.1 and SR.4 will be set to "1" and the operation will fail. Set master lock-bit operations with V $_{\rm IH}$ <RP#<V $_{\rm HH}$ produce spurious results and should not be attempted.



4.10 Clear Block Lock-Bits Command

All set block lock-bits are cleared in parallel via the Clear Block Lock-Bits command. With the master lock-bit not set, block lock-bits can be cleared using only the Clear Block Lock-Bits command. If the master lock-bit is set, clearing block lock-bits requires both the Clear Block Lock-Bits command and V_{HH} on the RP# pin. See Table 6 for a summary of hardware and software write protection options.

Clear block lock-bits operation is executed by a two-cycle command sequence. A clear block lock-bits setup is first written. After the command is written, the device automatically outputs status register data when read (see Figure 9). The CPU can detect completion of the clear block lock-bits event by analyzing the RY/BY# Pin output or status register bit SR.7.

When the operation is complete, status register bit SR.5 should be checked. If a clear block lock-bit error is detected, the status register should be cleared. The CUI will remain in read status register mode until another command is issued.

This two-step sequence of set-up followed by execution ensures that block lock-bits are not accidentally cleared. An invalid Clear Block Lock-Bits command sequence will result in status register bits SR.4 and SR.5 being set to "1". Also, a reliable clear block lock-bits operation can only occur when V_{CC}=V_{CC2} and V_{PP}=V_{PPH}. If a clear block lock-bits operation is attempted while V_{PP}≤V_{PPLK}, SR.3 and SR.5 will be set to "1". In the absence of this high voltage, the block lock-bits content are protected against alteration. A successful clear block lock-bits operation requires that the master lock-bit is not set or, if the master lock-bit is set, that RP#=VHH. If it is attempted with the master lock-bit set and RP#=VIH, SR.1 and SR.5 will be set to "1" and the operation will fail. A clear block lock-bits operation with V_{IH}<RP#<V_{HH} produce spurious results and should not be attempted.

If a clear block lock-bits operation is aborted due to V_{PP} or V_{CC} transitioning out of valid range or RP# active transition, block lock-bit values are left in an undetermined state. A repeat of clear block lock-bits is required to initialize block lock-bit contents to known values. Once the master lock-bit is set, it cannot be cleared.

Table 6. Write Protection Alternatives

	Master	Block					
Operation	Lock-Bit	Lock-Bit	RP#	Effect			
Block Erase or		0	V _{IH} or V _{HH}	Block Erase and Byte Write Enabled			
Byte Write	X	1	V _{IH}	Block is Locked. Block Erase and Byte Write Disabled			
			V_{HH}	Block Lock-Bit Override. Block Erase and Byte Write			
				Enabled			
Set Block	0	X	V _{IH} or V _{HH}	Set Block Lock-Bit Enabled			
Lock-Bit	1	X	V _{IH}	Master Lock-Bit is Set. Set Block Lock-Bit Disabled			
			V _{HH}	Master Lock-Bit Override. Set Block Lock-Bit Enabled			
Set Master	X	X	V _{IH}	Set Master Lock-Bit Disabled			
Lock-Bit			V _{HH}	Set Master Lock-Bit Enabled			
Clear Block	0	X	V _{IH} or V _{HH}	Clear Block Lock-Bits Enabled			
Lock-Bits	1	X	V _{IH}	Master Lock-Bit is Set. Clear Block Lock-Bits Disabled			
			V _{HH}	Master Lock-Bit Override. Clear Block Lock-Bits			
	<u> </u>			Enabled			

LRS1301 Flash MEMORY

Table 7. Status Register Definition

WSMS	ESS	ECLBS	BWSLBS	VPPS	BWSS	DPS	R
7	6	5	4	3	2	1	0
SR.7 = WRITI 1 = Ready 0 = Busy SR.6 = ERAS 1 = Block 0 = Block SR.5 = ERAS 1 = Error i 0 = Succe SR.4 = BYTE 1 = Error i 0 = Succe Lock-E SR.3 = V _{PP} S 1 = V _{PP} L 0 = V _{PP} O SR.2 = BYTE 1 = Byte V 0 = Byte V SR.1 = DEVIC 1 = Master Detect 0 = Unlock	E STATE MAC E SUSPEND S Erase Suspend Erase in Progri E AND CLEAF In Block Erasur In Block Erasur In Byte Write or In Byte Write or In Byte Write In Byte Suspende In Byte Su	STATUS ded ess/Completed R LOCK-BITS See or Clear Loc ase or Clear Loc SET LOCK-BIT r Set Master/Bit e or Set Master eration Abort END STATUS ed ss/Completed STATUS ck Lock-Bit and Abort	STATUS k-Bits ock-Bits STATUS lock Lock-Bit er/Block	NOTES: Check RY/B) write, or lock-SR.6-0 are in lock-bit configured sequence was SR.3 does not level. The WS only after Blo Lock-Bit, or CSR.3 is not go only when V _F SR.1 does not and block loc master lock-bit is set lock-bit is set lock and master lock lock and master lock lock and master lock and set lock and master lock and set lock and set lock and set lock and set lock lock lock lock lock lock lock lock	of the or SR.7 to debit configuration valid while SR. and SR.4 are "1 guration attempts entered." of provide a core of the or service of	etermine block n completion. 7="0". I"s after a block t, an improper stinuous indicates write, Set Block-Bits comman ports accurate the WSM interroit, and RP# onlit configuration stem, depending lock lock-bit is not V _{HH} . Reacuration codes a sommand indicates and should	erase, byte k erase or command tion of V _{PP} the V _{PP} level ck/Master of sequences. feedback tion of master ogates the yafter Block or command on the set, master ding the block of the set of the
SR.0 = RESE	RVED FOR FU	ITURE ENHAI	NCEMENTS				
				1			ì




Figure 4. Automated Block Erase Flowchart

LRS1301 Flash MEMORY




Figure 5. Automated Byte Write Flowchart




Figure 6. Block Erase Suspend/Resume Flowchart

LRS1301 Flash MEMORY




Figure 7. Byte Write Suspend/Resume Flowchart




Figure 8. Set Block and Master Lock-Bit Flowchart

LRS1301 Flash MEMORY




Figure 9. Clear Block Lock-Bits Flowchart



5 DESIGN CONSIDERATIONS

5.1 Three-Line Output Control

The device will often be used in large memory arrays. SHARP provides three control inputs to accommodate multiple memory connections. Three-line control provides for:

- a. Lowest possible memory power dissipation.
- Complete assurance that data bus contention will not occur.

To use these control inputs efficiently, an address decoder should enable CE# while OE# should be connected to all memory devices and the system's READ# control line. This assures that only selected memory devices have active outputs while deselected memory devices are in standby mode. RP# should be connected to the system POWERGOOD signal to prevent unintended writes during system power transitions. POWERGOOD should also toggle during system reset.

5.2 RY/BY# and Block Erase, Byte Write, and Lock-Bit Configuration Polling

RY/BY# is a full CMOS output that provides a hardware method of detecting block erase, byte write and lock-bit configuration completion. It transitions low after block erase, byte write, or lock-bit configuration commands and returns to V_{OH} when the WSM has finished executing the internal algorithm.

RY/BY# can be connected to an interrupt input of the system CPU or controller. It is active at all times.

RY/BY# is also V_{OH} when the device is in block erase suspend (with byte write inactive), byte write suspend or deep power-down modes.

5.3 Power Supply Decoupling

Flash memory power switching characteristics require careful device decoupling. System designers are interested in three supply current issues; standby current levels, active current levels and transient peaks produced by falling and rising edges of CE# and OE#. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND and between its V_{PP} and GND. These high-frequency, low inductance capacitors should be placed as close as possible to package leads. Additionally, for every eight devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between V_{CC} and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductance.

5.4 V_{PP} Trace on Printed Circuit Boards

Updating flash memories that reside in the target system requires that the printed circuit board designer pay attention to the V_{PP} Power supply trace. The V_{PP} pin supplies the memory cell current for byte writing and block erasing. Use similar trace widths and layout considerations given to the V_{CC} power bus. Adequate V_{PP} supply traces and decoupling will decrease V_{PP} voltage spikes and overshoots.

30



5.5 V_{CC}, V_{PP}, RP# Transitions

Block erase, byte write and lock-bit configuration are not guaranteed if V_{PP} falls outside of a valid V_{CC2} range, or RP# \neq V $_{IH}$ or V $_{HH}$. If V $_{PP}$ error is detected, status register bit SR.3 is set to "1" along with SR.4 or SR.5, depending on the attempted operation. If RP# transitions to V $_{IL}$ during block erase, byte write, or lock-bit configuration, RY/BY# will remain low until the reset operation is complete. Then, the operation will abort and the device will enter deep power-down. The aborted operation may leave data partially altered. Therefore, the command sequence must be repeated after normal operation is restored. Device power-off or RP# transitions to V $_{IL}$ clear the status register.

The CUI latches commands issued by system software and is not altered by V_{PP} or CE# transitions or WSM actions. Its state is read array mode upon power-up, after exit from deep power-down or after V_{CC} transitions below V_{LKO} .

After block erase, byte write, or lock-bit configuration, even after V_{PP} transitions down to V_{PPLK} , the CUI must be placed in read array mode via the Read Array command if subsequent access to the memory array is desired.

5.6 Power-Up/Down Protection

The device is designed to offer protection against accidental block erasure, byte writing, or lock-bit configuration during power transitions. Upon power-up, the device is indifferent as to which power

supply (V_{PP} or V_{CC}) powers-up first. Internal circuitry resets the CUI to read array mode at power-up.

A system designer must guard against spurious writes for V_{CC} voltages above V_{LKO} when V_{PP} is active. Since both WE# and CE# must be low for a command write, driving either to V_{IH} will inhibit writes. The CUI's two-step command sequence architecture provides added level of protection against data alteration.

In-system block lock and unlock capability prevents inadvertent data alteration. The device is disabled while $RP\#=V_{11}$ regardless of its control inputs state.

5.7 Power Dissipation

When designing portable systems, designers must consider battery power consumption not only during device operation, but also for data retention during system idle time. Flash memory's nonvolatility increases usable battery life because data is retained when system power is removed.

In addition, deep power-down mode ensures extremely low power consumption even when system power is applied. For example, portable computing products and other power sensitive applications that use an array of devices for solid-state storage can consume negligible power by lowering RP# to V_{IL} standby or sleep modes. If access is again needed, the devices can be read following the t_{PHQV} and t_{PHWL} wake-up cycles required after RP# is first raised to V_{IH} . See AC Characteristics— Read Only and Write Operations and Figures 12, 13 and 14 for more information.



6 ELECTRICAL SPECIFICATIONS

6.1 Absolute Maximum Ratings*

Commercial Operating Temperature During Read, Block Erase, Byte Write and Lock-Bit Configuration25°C to +85°C(1) Temperature under Bias25°C to +85°C
Storage Temperature65°C to +125°C
Voltage On Any Pin
(except V _{CC} , V _{PP} , and RP#)2.0V to +7.0V ⁽²⁾
V _{CC} Supply Voltage2.0V to +7.0V ⁽²⁾
V _{PP} Update Voltage during
Block Erase, Byte Write and Lock-Bit Configuration2.0V to +14.0V(2,3)
2.0 v to +14.0 v to
RP# Voltage with Respect to GND during Lock-Bit
Configuration Operations2.0V to +14.0V ^(2,3)
Output Short Circuit Current 100mA ⁽⁴⁾

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

NOTES:

- 1. Operating temperature is for commercial product defined by this specification.
- All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins and V_{CC} is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns.
- Maximum DC voltage on V_{PP} and RP# may overshoot to +14.0V for periods <20ns.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.



6.2 Operating Conditions

Temperature and V_{CC} Operating Conditions

Symbol	Parameter	Notes	Min	Max	Unit	Test Condition
TA	Operating Temperature		-25	+85	°C	Ambient Temperature
V_{CC1}	V _{CC} Supply Voltage (2.7V-3.6V)	1	2.7	3.6	V	
VCC2	V _{CC} Supply Voltage (3.3±0.3V)		3.0	3.6	V	

NOTE:

6.2.1 AC INPUT/OUTPUT TEST CONDITIONS




Figure 10. Transient Input/Output Reference Waveform for V_{CC} =2.7V-3.6V




Figure 11. Transient Equivalent Testing
Load Circuit

Test Configuration Capacitance Loading Value Test Configuration C_L(pF) V_{CC}=2.7V to 3.6V 50

^{1.} Block erase, byte write and lock-bit configuration operations with V_{CC} <3.0V should not be attempted.



6.2.2 DC CHARACTERISTICS

DC Characteristics										
ĺ			V _{CC} =	:2.7V	V _{CC} :	=3.3V	V _{CC}	=3.6V	[Test
Sym	Parameter	Notes	Тур	Max	Тур	Max	Тур	Max	Unit	Conditions
I _{IL}	Input Load Current	1		±0.5		±0.5			μА	V _{CC} =V _{CC} Max V _{IN} =V _{CC} or GND
lol	Output Leakage Current	1		±0.5		±0.5			μA	V _{CC} =V _{CC} Max V _{OUT} =V _{CC} or GND
Iccs	V _{CC} Standby Current	1,3,6	20	100	20	100	20	100	μА	CMOS Inputs V _{CC} =V _{CC} Max CE#=RP#=V _{CC} ±0.2V
			0.1	2	0.2	2		2	mA	TTL Inputs V _{CC} =V _{CC} Max CE#=RP#=V _{IH}
ICCD	V _{CC} Deep Power-Down Current	1		20		20		12	μА	RP#=GND±0.2V I _{OUT} (RY/BY#)=0mA
I _{CCR}	V _{CC} Read Current	1,5,6	6	12	8	12	9	12	mA	CMOS Inputs V _{CC} =V _{CC} Max, CE#=GND f=5MHz(2.7V-3.6V), I _{OUT} =0mA
			7	14	9	14	12	14	mA	TTL Inputs V _{CC} =V _{CC} Max, CE#=GND f=5MHz(2.7V-3.6V), I _{OLT} =0mA
Iccw	V _{CC} Byte Write or Set Lock-Bit Current	1,7				17		17	mA	V _{PP} =3.3V±0.3V
CCE	V _{CC} Block Erase or Clear Block Lock-Bits Current	1,7				17		17	mA	V _{PP} =3.3V±0.3V
ccws cces	V _{CC} Byte Write or Block Erase Suspend Current	1,2	_		1	6	1	10	mA	CE#=V _{IH}
I _{PPS}	V _{PP} Standby or Read	1	±2	±15	±2	±15	±2.5	±15	μA	V _{PP} ≤V _{CC}
I_{PPR}	Current		10	200	10	200	10	200	μA	V _{PP} >V _{CC}
I _{PPD}	V _{PP} Deep Power-Down Current	1	0.1	5	0.1	5	0.1	5	μA	RP#=GND±0.2V
I _{PPW}	V _{PP} Byte Write or Set Lock-Bit Current	1,7	_	_		40		40	mA	V _{PP} =3.3V±0.3V
PPE	V _{PP} Block Erase or Clear Lock-Bit Current	1,7	_	_		20		20	mA	V _{PP} =3.3V±0.3V
I _{PPWS}	V _{PP} Byte Write or Block Erase Suspend Current	1		_	10	200	10	200	μА	V _{PP} =V _{PPH}



LRS1301 Flash MEMORY

DC Characteristics (Continued)

			V _{CC} =	2.7V	V _{CC} =	V _{CC} =3.3V		:3.6V		Test
Sym	Parameter	Notes	Min	Max	Min	Max	Min	Max	Unit	Conditions
V _{II}	Input Low Voltage	7	-0.5	0.8	-0.5	0.8	-0.5	0.8	V	
V _{IH}	Input High Voltage	7	2.0	V _{CC} +0.5	2.0	V _{CC} +0.5	2.0	V _{CC} +0.5	٧	
VOL	Output Low Voltage	3,7		0.4		0.4		0.45	٧	V _{CC} =V _{CC} Min, I _{OI} =2.0mA(3.3V)
V _{OH1}	Output High Voltage (TTL)	3,7	2.4		2.4		2.4		٧	V _{CC} =V _{CC} Min, I _{OH} =-2.0mA(3.3V)
V _{OH2}	Output High Voltage (CMOS)	3,7	0.85 V _{CC}		0.85 V _{CC}		0.85 V _{CC}		V	V _{CC} =V _{CC} Min I _{OH} =-2.5μA
			V _{CC} -0.4		V _{CC} -0.4		V _{CC} -0.4		٧	V _{CC} =V _{CC} Min I _{OH} =-100µA
V _{PPLK}	Normal Operations	4,7		1.5		1.5		1.5	٧	
V _{PPH}	V _{PP} during Byte Write, Block Erase or Lock-Bit Operations				3.0	3.6			V	
V_{LKO}	V _{CC} Lockout Voltage		2.0		2.0		2.0		V	
V _{HH}	RP# Unlock Voltage	8,9	_		11.4	12.6	11.4	12.6	V	Set master lock-bit Override master and block lock-bit

NOTES:

- 1. All currents are in RMS unless otherwise noted. These currents are valid for all product versions (packages and speeds). Contact your local sales office for information about typical specifications.
- 2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or byte written while in erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW}, respectively.
- 3. Includes RY/BY#.
- Block erases, byte writes, and lock-bit configurations are inhibited when V_{PP}≤V_{PPLK}, and not guaranteed in the range between $V_{PPLK}(max)$ and $V_{PPH}(min)$.
- Automatic Power Savings (APS) reduces typical I_{CCR} to 3mA at 3.3V V_{CC} in static operation.
 CMOS inputs are either V_{CC}±0.2V or GND±0.2V. TTL inputs are either V_{IL} or V_{IH}.
- 7. Sampled, not 100% tested.
- 8. Master lock-bit set operations are inhibited when RP#=VIH. Block lock-bit configuration operations are inhibited when the master lock-bit is set and RP#=VIH. Block erases and byte writes are inhibited when the corresponding block-lock bit is set and RP#=V_{IH}. Block erase, byte write, and lock-bit configuration operations are not guaranteed with V_{CC}<3.0V or V_{IH}<RP#<V_{HH} and should not be attempted.

 9. RP# connection to a V_{HH} supply is allowed for a maximum cumulative period of 80 hours.

36



6.2.3 AC CHARACTERISTICS - READ-ONLY OPERATIONS(1)

V_{CC}=2.7V-3.6V, T_A=-25°C to +85°C

		20 0 10 7	50 0		
	Versions ⁽⁴⁾		LRS13		
Sym	Parameter	Notes	Min	Max	Unit
tAVAV	Read Cycle Time		120		ns
tAVQV	Address to Output Delay			120	ns
t _{ELQV}	CE# to Output Delay	2		120	ns
t _{PHOV}	RP# High to Output Delay			600	ns
tGLOV	OE# to Output Delay	2		50	ns
tELOX	CE# to Output in Low Z	3	0		ns
t _{EHOZ}	CE# High to Output in High Z	3		55	ns
tGLOX	OE# to Output in Low Z	3	0		ns
t _{GHOZ}	OE# High to Output in High Z	3		20	ns
tон	Output Hold from Address, CE# or OE# Change, Whichever Occurs First	3	0		ns

NOTES:

- 1. See AC Input/Output Reference Waveform for maximum allowable input slew rate.
- 2. OE# may be delayed up to t_{ELQV} - t_{GLQV} after the falling edge of CE# without impact on t_{ELQV} .
- 3. Sampled, not 100% tested.
- 4. See Ordering Information for device speeds (valid operational combinations).
- 5. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Speed Configuration) for testing characteristics.
- 6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LRS1301 Flash MEMORY




Figure 12. AC Waveform for Read Operations



6.2.4 LR1301-AC CHARACTERISTICS - WRITE OPERATION(1)

V_{cc}=2.7V-3.6V, T_A=-25°C to +85°C

	Versions ⁽⁵⁾		LR13		
Sym	Parameter	Notes	Min	Max	Unit
tavav	Write Cycle Time		120		ns
t _{PHWL}	RP# High Recovery to WE# Going Low	2	1		μs
t _{ELWL}	CE# Setup to WE# Going Low		10		ns
t _{WI WH}	WE# Pulse Width		50		ns
tavwh	Address Setup to WE# Going High	3	50		ns
t _{DVWH}	Data Setup to WE# Going High	3	50		ns
twHDX	Data Hold from WE# High		5		ns
twhax	Address Hold from WE# High		5		ns
twhen	CE# Hold from WE# High		10		ns
t _{WHWI}	WE# Pulse Width High		30		ns
twigi	Write Recovery before Read		0		ns

NOTES:

- 1. Read timing characteristics during block erase, byte write and lock-bit configuration operations are the same as during read-onry operations. Refer to AC Characteristics for read-only operations.
- 2. Sampled, not 100% tested.
- Refer to Table 4 for valid A_{IN} and D_{IN} for block erase, byte write, or lock-bit configuration.
 V_{PP} should be held at V_{PPH} (and if necessary RP# should be held at V_{HH}) until determination of block erase, byte write, or lock-bit configuration success (SR.1/3/4/5=0).
- 5. See Ordering Information for device speeds (valid operational combinations).
- 6. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Seed Configuration) for testing characteristics.
- 7. See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LRS1301 Flash MEMORY




Figure 13. AC Waveform for WE#-Controlled Write Operations



6.2.5 ALTERNATIVE CE#-CONTROLLED WRITES(1)

 $V_{CC}=2.7V-3.6V$, $T_{A}=-25^{\circ}C$ to +85°C

	Versions ⁽⁵⁾		LR1301-120		
Sym	Parameter	Notes	Min	Max	Unit
t _{AVAV}	Write Cycle Time		120		ns
t _{PHFI}	RP# High Recovery to CE# Going Low	2	1		μs
t _{WLEI}	WE# Setup to CE# Going Low		0		ns
t _{FI FH}	CE# Pulse Width		70		ns
tAVEH	Address Setup to CE# Going High	3	50		ns
t _{DVEH}	Data Setup to CE# Going High	3	50		ns
t _{EHDX}	Data Hold from CE# High		5		ns
t _{EHAX}	Address Hold from CE# High		5		ns
t _{EHWH}	WE# Hold from CE# High		0		ns
t _{EHEI}	CE# Pulse Width High		25		ns
t _{EHGI}	Write Recovery before Read		0		ns

NOTES:

- 1. In systems where CE# defines the write pulse width (within a longer WE# timing waveform), all setup, hold, and inactive WE# times should be measured relative to the CE# waveform.
- 2. Sampled, not 100% tested.
- 3. Refer to Table 4 for valid A_{IN} and D_{IN} for block erase, byte write, or lock-bit configuration.
- 4. V_{PP} should be held at V_{PPH} (and if necessary RP# should be held at V_{HH}) until determination of block erase, byte write, or lock-bit configuration success (SR.1/3/4/5=0).
- 5. See Ordering Information for device speeds (valid operational combinations).
- See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (High Seed Configuration) for testing characteristics.
- See Transient Input/Output Reference Waveform and Transient Equivalent Testing Load Circuit (Standard Configuration) for testing characteristics.

LRS1301 Flash MEMORY




Figure 14. Alternate AC Waveform for CE#-Controlled Write Operations



6.2.6 RESET OPERATIONS




Figure 15. AC Waveform for Reset Operation

Reset AC Specifications(1)

			V _{CC} =2.7V		V _{CC} =3.	3±0.3V	
Sym	Parameter	Notes	Min	Max	Min	Max	Unit
t _{PLPH}	RP# Pulse Low Time (If RP# is tied to V _{CC} , this specification is not applicable)		100		100		ns
^t PLRH	RP# Low to Reset during Block Erase, Byte Write or Lock-Bit Configuration	2,3		-		20	μs
t _{VPH}	V _{CC} 2.7V to RP# High V _{CC} 3.0±0.3V to RP# High	4	100		100	-	ns

NOTES:

- 1. These specifications are valid for all product versions (packages and speeds).
- 2. If RP# is asserted while a block erase, byte write, or lock-bit configuration operation is not executing, the reset will complete within 100ns.
- 3. A reset time, t_{PHQV}, is required from the latter of RY/BY# or RP# going high until outputs are valid.
 4. When the device power-up, holding RP# low minimum 100ns is required after V_{CC} has been in predefined range and also has been in stable there.



LRS1301 Flash MEMORY

6.2.7 BLOCK ERASE, BYTE WRITE AND LOCK-BIT CONFIGURATION PERFORMANCE(3,4)

V_{CC}=3.3V±0.3V, T_A=-25°C to +85°C

		, · A				
	V _{pp} =3.3±0.3V					
Sym	Parameter	Notes	Min	Typ ⁽¹⁾	Max	Unit
twHQV1	Byte Write Time	2	15	17	TBD	μs
	Block Write Time	2	1	1.1	TBD	sec
twHQV2	Block Erase Time	2	1.5	1.8	TBD	sec
t _{WHQV3}	Set Lock-Bit Time	2	18	21	TBD	μs
twHQV4	Clear Block Lock-Bits Time	2	1.5	1.8	TBD	sec
t _{WHRH1}	Byte Write Suspend Latency Time to Read			6.6	10	μs
twhRH2	Erase Suspend Latency Time to Read			17.8	21.1	μs

- Typical values measured at T_A=+25°C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
 Excludes system-level overhead.
- 3. These performance numbers are valid for all speed versions.
- 4. Sampled but not 100% tested.

Part 3 SRAM Specifications



LRS1301

SRAM CONTENTS

1. Description	46
2. Truth Table	47
3. Block Diagram	47
4. Absolute Maximum Ratings	48
5. Recommended DC Operating Conditions	.48
6. DC Electrical Characteristics	,48
7. AC Electrical Characteristics	49
8. Data Retention Characteristics	50
9. Timing Chart	51

1.Description

The LRS1301 is a static RAM organized as 131,072x8 bit with provides low-power standby mode.

It is fabricated using silicon-gate CMOS process technology.

Features

 Access Time
 70 ns(Max.)

 Operating current
 30 mA(Max.)

5 mA(Max. tcycLE=1μs)

3 μA(Max. Vcc=3V, Ta=0 to +40°C)

Single power supply 2.7V to 3.6V

Operating temperature -25°C to +85°C

Fully static operation

Three-state output

Not designed or rated as radiation hardened


N-type bulk silicon

2.Truth Table (CE, OE and WE mean S-CE#, S-OE# and S-WE# respectively.)

CE	WE	ŌĒ	Mode	I/O0 to I/O7	Supply current
Н	X	X	Standby	High impedance	Standby(ISB)
L	L	X	Write	Data input	Active(lcc)
L	Н	L	Read	Data output	Active(lcc)
L	Н	Н	Output disable	High impedance	Active(lcc)

(X=Don't Care, L=Low, H=High)

3.Block Diagram (Vcc means S-Vcc.)





4. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Supply voltage(*1)	Vcc	-0.5 to +4.6	V
Input voltage(*1)	ViN	-0.5(*2) to Vcc+0.3	V
Operating temperature	TOPR	-25 to +85	°C
Storage temperature	TSTG	-65 to +150	°C

Note

- 1. The maximum applicable voltage on any pin with respect to GND.
- 2. -2.0V undershoot is allowed to the pulse width less than 50ns.

5. Recommended DC Operating Conditions

(Ta= -25°C to +85°C)

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply voltage	Vcc	2.7	3.0	3.6	V
Input voltage	ViH	2.2		VCC+0.3	V
	VIL	-0.3(*3)		0.4	V

Note

3.-2.0V undershoot is allowed to the pulse width less than 50ns.

6.DC Electrical Characteristics

(Ta= -25°C to +85°C ,Vcc= 2.7V to 3.6V)

		·		•			-
Parameter	Symbol	Conditions		Min.	Typ.(*4)	Max.	Unit
Input leakage	1ப	VIN=0V to VCC					
current				-1.0		1.0	μА
Output	ILO	CE=VIH or					
leakage		OE=VIH or WE=VIL		-1.0		1.0	μА
current		VI/O=0V to VCC					
Operating	ICC1	CE=VIL, VIN=VIL OF VIH	tcycLE=Min				
supply			Ivo=0mA			30	mA
current	ICC2	CE≦0.2V	tcycLE=1ms				
		VIN=0.2V or VCC-0.2V	II/O=0mA			5	mA
Standby	ISB	CE≧Vcc-0.2V					
current					0.6	60	μА
Garron	ISB1	CE=ViH	Ta=-10 to 70℃				
			Vcc=3V			1.0	mA
Output	VOL	IOL=2.0mA				0.4	٧
voltage	Voн	IOH=-2.0mA		2.4			٧

Note

4. Ta=25°C, Vcc=3.0V



7. AC Electrical Characteristics

AC Test Conditions

Input pulse level	0.4V to 2.4V
Input rise and fall time	5ns
Input and Output timing Ref. level	1.5V
Output load	1TTL+CL(100pF) (*5)

Note

5.Including scope and jig capacitance.

Read cycle

(Ta = -25°C to +85°C, Vcc = 2.7V to 3.6V

Parameter	Symbol	Min.	Max.	Unit	
Read cycle time	trc	70		ns	
Address access time	taa		70	ns	
CE access time	tace		70	ns	
Output enable to output valid	to∈	·	40	ns	
Output hold from address change	tон	10		ns	
CE Low to output active	tız	5		ns	*6
OE Low to output active	touz	0		ns	*6
CE High to output in High impedance	tHZ		30	ns	*6
OE High to output in High impedance	tonz		30	ns	*€

Write cycle

(Ta = -25°C to +85°C, Vcc = 2.7V to 3.6V

Parameter	Symbol	Min.	Max.	Unit	
Write cycle time	twc	70		ns	
Chip enable to end of write	tcw	60		ns	
Address valid to end of write	taw	60		ns	
Address setup time	tas	0		ns	
Write pulse width	twp	55		ns	
Write recovery time	twn	0		ns	
Input data setup time	tow	30		ns	
Input data hold time	tон	0		ns	
WE High to output active	tow	5		ns	*6
WE Low to output in High impedance	twz		30	ns	⁻ *6
OE High to output in High impedance	tонz		30	ns] ∗6

Note

6. Active output to High impedance and High impedance to output active tests specified for a ±200mV transition from steady state levels into the test load.




LRS1301


8.Data Retention Characteristics

(Ta= -25°C to +85°C)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
Data Retention supply voltage	VCCDR	CE≥Vccdn-0.2V		2.0		3.6	v
Data Retention	ICCDR	VCCDR=3V	Ta=25°C		0.5	1.0	μА
		 CE≥Vccdr-0.2V	Ta=40°C			3.0	μА
supply current						50	μΑ
Chip enable	ton						
setup time				0			ms
Chip enable	tr						
hold time				5			ms


LRS1301







Note

- 8. A write occurs during the overlap of a low \overline{CE} and low \overline{WE} .
 - A write begins at the latest transition among CE going low and WE going low.
 - A write ends at the earliest transition among CE going high and WE going high. two is measured from the beginning of write to the end of write.
- 9. tcw is measured from the later of CE going low to the end of write.
- 10. tas is measured from the address valid to the beginning of write.
- 11. twn is measured from the end of write to the address change. twn applies in case a write ends at CE or WE going high.
- 12. During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- 13. If CE goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
- 14. If CE goes high simultaneously with WE going high or before WE going high, the outputs remain in high impedance state.







名称 NAME TSOP40-7-0813		リード仕上 TIN-LEAD P-0813 LEAD FINISH PLATING		旗号 NOTE	プラスチックパッケージが影性は、ペリを含むかものとする。 Plastic body dimensions do not include burr
]		単位			of resin.
DRAWING NO.		TINU	mm		

FOR LRS1301

Flash Memory Flash Non-Volatile Memory E2ROM Flash ROM Read Only Memory ETOX LRS1301 4M 1M Static, SRAM, RAM, Random Access Memory Stacked Chip Combo Chips Combination Chip Stack Chip