

SPEC No.	E L 0 7 Z 0 4 3
I S S U E: Oct. 28 1996	

To : _____

S P E C I F I C A T I O N S

Product Type Timing IC (270K/320K/410K/470K pixels CCD)Model No. L R 3 8 2 7 8


※This specifications contains 42 pages including the cover and appendix.
If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE


DATE: _____

BY: _____


PRESENTED

BY: 
Y. KUSANO
Dept. General Manager

REVIEWED BY:



PREPARED BY:



Engineering Dept. 3
Logic IC Engineering Center
Tenri Integrated Circuits Group
SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - (1) The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools
 - Audiovisual equipment
 - Home appliances
 - Communication equipment other than for trunk lines
 - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
 - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
 - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

L R 3 8 2 7 8

C O N T E N T S

1. General	P. 2
1-1. Features	
1-2. Functions	
2. Pin Assignment	P. 3
3. Block Diagram	P. 4
4. Pin Description	P. 5
5. Electrical Characteristics	P. 11
5-1. Absolute Maximum Ratings	
5-2. DC Characteristics	
6. Pulse Timing	P. 12
7. Package Outline	P. 37

L R 3 8 2 7 8

1. General

The L R 3 8 2 7 8 is a CMOS gate array LSI. It generates timing pulses for driving a CCD area sensor, and signals and processing pulses for video signals.

1-1. Features

- * The package material is plastic.
- * A p-type silicon circuit board is used.
- * The package type is 48-pin QFP (0.5mm pin-pitch)
- * The process (structure) is CMOS.
- * The delay time per 1 gate is 0.4ns.
- * Not designed or rated as radiation hardened.

1-2. Functions

- * Designed for 4-Voltage Power Supply CCD color area sensor with 270,000 or 320,000 pixels or 410,000 or 470,000 pixels .
- * Switchable between NTSC and PAL mode.
- * +3.3V and +5V power supply.
- * External shutter control function with serial data input is possible.

L R 3 8 2 7 8

2. Pin Assignment

PIN NO.	I/O	SIGNAL	PIN NO.	I/O	SIGNAL
1	I C 3	S F C 1	25	O S C I 3	C K I
2	I C 3	S F C 2	26	O S C O 3	C K O
3	O 6 M A 3 2	M C K 2	27	I C D 3	T S T 2
4	O 6 M A 3 2	M C K 3	28	O 6 M A 3 2	S G C K
5	I C 3	S F S 1	29	O 6 M A 3 2	C D C K
6	I C 3	S F S 2	30	-	V D D 3
7	-	G N D	31	-	G N D
8	-	V D D 3	32	O 6 M A 3 2	A D C K
9	I C D 3	E D 2	33	I C 3	V D
10	I C D 3	E D 0	34	I C 3	H P
11	I C D 3	E D 1	35	I C U 3	S A D 1
12	I C U 5	S C C D	36	I C U 5	S A D 2
13	O 5	V 1 X	37	O 5	P B L K
14	O 5	V 2 X	38	O 6 M A 5	F S
15	O 5	V 3 X	39	O 6 M A 5	F C D S
16	O 5	V 4 X	40	I C U 5	T V M D
17	O 5	O F D X	41	-	N. C.
18	-	V D D 5	42	-	V D D 5
19	-	G N D	43	-	G N D
20	O 5	V H 1 X	44	O 6 M A 5 2	F H 1
21	O 5	V H 3 X	45	-	V D D 5
22	I C D 5	T S T 1	46	O 6 M A 5 2	F H 2
23	O 6 M A 5 2	F R	47	-	N. C.
24	-	N. C.	48	I C D 5	T S T 3

- I C 3 : Input (CMOS level)
 I C U 3 : Input (CMOS level with pull-up resister)
 I C D 3 : Input (CMOS level with pull-down resister)
 I C U 5 : Input (CMOS level with pull-up resister)
 I C D 5 : Input (CMOS level with pull-down resister)
 O 5 : Output
 O 6 M A 5 : Output
 O 6 M A 5 2 : Output
 O 6 M A 3 2 : Output
 O S C I 3 : Input pin for oscillation
 O S C O 3 : Output pin for oscillation

L R 3 8 2 7 8


2. Pin Assignment

PIN NO.	I / O	SIGNAL	PIN NO.	I / O	SIGNAL
1	I C 3	S F C 1	2 5	O S C I 3	C K I
2	I C 3	S F C 2	2 6	O S C O 3	C K O
3	O 6 M A 3 2	M C K 2	2 7	I C D 3	T S T 2
4	O 6 M A 3 2	M C K 3	2 8	O 6 M A 3 2	S G C K
5	I C 3	S F S 1	2 9	O 6 M A 3 2	C D C K
6	I C 3	S F S 2	3 0	-	V D D 3
7	-	G N D	3 1	-	G N D
8	-	V D D 3	3 2	O 6 M A 3 2	A D C K
9	I C D 3	E D 2	3 3	I C 3	V D
10	I C D 3	E D 0	3 4	I C 3	H P
11	I C D 3	E D 1	3 5	I C U 3	S A D 1
12	I C U 5	S C C D	3 6	I C U 5	S A D 2
13	O 5	V 1 X	3 7	O 5	P B L K
14	O 5	V 2 X	3 8	O 6 M A 5	F S
15	O 5	V 3 X	3 9	O 6 M A 5	F C D S
16	O 5	V 4 X	4 0	I C U 5	T V M D
17	O 5	O F D X	4 1	-	N. C.
18	-	V D D 5	4 2	-	V D D 5
19	-	G N D	4 3	-	G N D
20	O 5	V H 1 X	4 4	O 6 M A 5 2	F H 1
21	O 5	V H 3 X	4 5	-	V D D 5
22	I C D 5	T S T 1	4 6	O 6 M A 5 2	F H 2
23	O 6 M A 5 2	F R	4 7	-	N. C.
24	-	N. C.	4 8	I C D 3	T S T 3

- I C 3 : Input (CMOS level)
I C U 3 : Input (CMOS level with pull-up resister)
I C D 3 : Input (CMOS level with pull-down resister)
I C U 5 : Input (CMOS level with pull-up resister)
I C D 5 : Input (CMOS level with pull-down resister)
O 5 : Output
O 6 M A 5 : Output
O 6 M A 5 2 : Output
O 6 M A 3 2 : Output
O S C I 3 : Input pin for oscillation
O S C O 3 : Output pin for oscillation

L R 3 8 2 7 8

3. Block Diagram



L R 3 8 2 7 8

4. Pin Description

No.	Symbol	I/O	Pol.	Pin Name	Description
1	SFC1	IC3	-	FCDS phase control input 1	An input pin to set the rising edge of FCDS(pin38) pulse output. It inputs the signal from MCK2(pin3) output through the RC integral circuit.
2	SFC2	IC3	-	FCDS phase control input 2	An input pin to set the falling phase of FCDS(pin 38) pulse output. It inputs the signal from MCK3(pin4) output through the RC integral circuit.
4	MCK2	O6MA 32	U	Clock output 2	A pin to output 1/2 dividing pulse of reference clock CKI(pin 25). It is the same phase with FH1 (pin 44).
5	MCK3	O6MA 32	U	Clock output 3	A pin to output 1/2 dividing pulse of reference clock CKI(pin 25). It is delayed by approximately 90° in phase with respect MCK2(pin 3).
5	SFS1	IC3	-	FS phase control input 1	An input pin to set the rising edge of FS(pin 39) pulse output. It inputs the signal from MCK2(pin 4) output through the RC integral circuit.
6	SFS2	IC3	-	FS phase control input 2	An input pin to set the falling edge of FS(pin 39) pulse output. It inputs the signal from MCK3(pin 5) output through the RC integral circuit.
7	GND	-	-	Ground	A grounding pin.
8	VDD3	-	-	Power supply	Supply +3 V power.
9	ED2	ICD3	-	Strobe pulse input	An input pin for the strobe pulse to control the shutter speed. For details, see shutter control.
10	ED0	ICD3	-	Sift register Clock input	An input pin for the clock of shift register to control the shutter speed. For details, see shutter control.
11	ED1	ICD3	-	Serial Shutter Data input	An input pin for the data of serial shutter code to control the shutter speed. For details, see shutter control.
12	SCCD	ICU3	-	CCD select input	An input pin to select CCD. H level or open ;410K, 470K pixels CCD L Level ;270K, 320K pixels CCD
13	V1X	05	U	Ver. transfer pulse output #1	A vertical transfer pulse for CCD. Connect to the 1AX pin of vertical driver IC.
14	V2X	05	U	Ver. transfer pulse output #1	A vertical transfer pulse for CCD. Connect to the 2AX pin of vertical driver IC.
15	V3X	05	U	Ver. transfer pulse output #3	A vertical transfer pulse for CCD. Connect to the 3AX pin of vertical driver IC.
16	V4X	05	U	Ver. transfer pulse output #4	A vertical transfer pulse for CCD. Connect to the 4AX pin of vertical driver IC.

L R 3 8 2 7 8

No.	Symbol	I/O	Pol.	Pin Name	Description									
17	OFDX	05	U	Electronic shutter pulse output 1	A pulse that sweeps the charge of the photodiode for electrical shutter. Connect to OFD of CCD through the invert, level shift and DC offset circuit. Held at H level at normal mode.									
18	VDD5	-	-	Power supply	Supply +5 V power.									
19	GND	-	-	Ground	A grounding pin.									
20	VH1X	05	U	Read-out pulse output	A pulse that transfers the charge of the photodiode to the vertical shift resister. Connect to the 1BX pin of vertical driver IC.									
21	VH3X	05	-	Read-out pulse output	A pulse that transfers the charge of the photodiode to the vertical shift resister. Connect to the 3BX pin of vertical driver IC.									
22	TST1	ICD5	-	Test terminal 1	A test pin. Set open or to L level in the normal mode.									
23	FR	06MA 52	U	Reset pulse output	A reset pulse for CCD. To be connected to φR of CCD through the D.C. offset circuit.									
24	NC	-	-	(No-connect)	Non-connection.									
25	CKI	OSCI3	U	Clock input	An input pin for reference clock oscillation. The frequencies are as follows : at NTSC mode : 28.63636MHz (1820fH) at PAL mode : 28.37500MHz (1816fH) fH=Hor. frequency									
26	CKO	OSC03	U	Clock output	An output pin for reference clock oscillation. The output is the inverse CKI(pin 25).									
27	TST2	ICD3	-	Test terminal 2	A test pin. Set open or to L level in the normal mode.									
28	SGCK	06MA 32	-	SSG clock output	A pulse for clock of SSG circuit. The frequencies are as follows : at NTSC mode : 14.31818MHz (910fH) at CCIR mode : 14.18750MHz (908fH)									
29	CDCK	06MA 32	-	DSP clock output	A pulse for clock of DSP-IC. The frequencies are as follows :									
					<table border="1"> <tr> <td>SCCD</td><td>L</td><td>H or open</td></tr> <tr> <td>NTSC mode</td><td>9.5035MHz (1820/3fH)</td><td>14.31818MHz (910fH)</td></tr> <tr> <td>PAL mode</td><td>9.4375MHz (1816/3fH)</td><td>14.18750MHz (908fH)</td></tr> </table>	SCCD	L	H or open	NTSC mode	9.5035MHz (1820/3fH)	14.31818MHz (910fH)	PAL mode	9.4375MHz (1816/3fH)	14.18750MHz (908fH)
SCCD	L	H or open												
NTSC mode	9.5035MHz (1820/3fH)	14.31818MHz (910fH)												
PAL mode	9.4375MHz (1816/3fH)	14.18750MHz (908fH)												
30	VDD3	-	-	Power supply	Supply +5 V power.									
31	GND	-	-	Ground	A grounding pin.									


L R 3 8 2 7 8

No.	Symbol	I/O	Po.	Pin Name	Description																							
32	ADCK	06MA	—	AD clock output	A pulse for clock of A/D converter. The frequencies are as follows :																							
		32			<table border="1"> <tr> <td>SCCD</td><td>L</td><td>H or open</td><td></td><td></td></tr> <tr> <td>NTSC mode</td><td>9.5035MHz (1820/3fH)</td><td>14.31818MHz (910fH)</td><td></td><td></td></tr> <tr> <td>PAL mode</td><td>9.4375MHz (1816/3fH)</td><td>14.18750MHz (908fH)</td><td></td><td></td></tr> </table>					SCCD	L	H or open			NTSC mode	9.5035MHz (1820/3fH)	14.31818MHz (910fH)			PAL mode	9.4375MHz (1816/3fH)	14.18750MHz (908fH)						
SCCD	L	H or open																										
NTSC mode	9.5035MHz (1820/3fH)	14.31818MHz (910fH)																										
PAL mode	9.4375MHz (1816/3fH)	14.18750MHz (908fH)																										
					The phase of ADCK is selected by SAD1(pin35) and SAD2(pin36) .																							
33	VD	IC3	□	Ver. drive pulse	The pulse occurs at the start of every fields. To be connected to the DSP-IC.																							
34	HP	IC3	□	Hor. drive pulse	The pulse occurs at the start of lines. To be connected to the DSP-IC.																							
35	SAD1	ICU3	—	ADCK phase control input	Pins to control the phase of ADCK.																							
36	SAD2	ICU5	—		<table border="1"> <tr> <td>SAD1</td><td>L</td><td>H</td><td>L</td><td>H</td></tr> <tr> <td>SAD2 L</td><td>L</td><td>L</td><td>H</td><td>H</td></tr> <tr> <td>ADCK(SCCD=H)</td><td>0°</td><td>delayed 90°</td><td>delayed 180°</td><td>delayed 270°</td></tr> <tr> <td>ADCK(SCCD=L)</td><td>delayed 180°</td><td>delayed 240°</td><td>0°</td><td>delayed 60°</td></tr> </table>					SAD1	L	H	L	H	SAD2 L	L	L	H	H	ADCK(SCCD=H)	0°	delayed 90°	delayed 180°	delayed 270°	ADCK(SCCD=L)	delayed 180°	delayed 240°	0°
SAD1	L	H	L	H																								
SAD2 L	L	L	H	H																								
ADCK(SCCD=H)	0°	delayed 90°	delayed 180°	delayed 270°																								
ADCK(SCCD=L)	delayed 180°	delayed 240°	0°	delayed 60°																								
37	PBLK	05	□	Pre-blanking pulse output	A pulse that corresponds to the cease period of the horizontal transfer pulse.																							
38	FS	06MA5	□	CDS pulse 2	A pulse to sample-hold the signal from CCD. Generated by SFS1(pin 5) and SFS2(pin 6).																							
39	FCDS	06MA5	□	CDS pulse 1	A pulse to clamp the feed-through level from CCD. Generated by SFC1(pin 1) and SFC2(pin 2).																							
40	TVMD	ICU5	—	TV mode select	An input pin to select TV standards. L level : NTSC mode H level or open : PAL mode																							
41	NC	—	—	(No-connect)	Non-connection.																							
42	VDD5	—	—	Power supply	Supply +5 V power.																							
43	GND	—	—	Ground	A grounding pin.																							
44	FH1	06MA	□	Hor. transfer pulse 1 53	A horizontal transfer pulse for CCD. To be connected to ϕ H1 of CCD.																							
45	VDD5	—	—		Supply +5 V power.																							
46	FH2	06MA	□	Hor. transfer pulse 2 53	A horizontal transfer pulse for CCD. In SSCD=L, FH2 is continuous. To be connected to ϕ H2 of CCD.																							
47	NC	—	—		Non-connection.																							
48	TST3	ICD3	—	Test terminal 3	A test pin. Set open or to L level in the normal mode.																							

L R 3 8 2 7 8

4-2. Shutter Speed Control.

(1) Timing of Serial Data input



The data of shutter speed is latched by the rising edge of HP, which horizontal line number is in VH1X output.

(2) Table of the serial shutter data

Serial Data												n	Exposure Period(H)		
D0	D1	D2	D3	D4	D5	D6	D7	D8	SMD1	SMD2	dummy		NTSC	PAL	
X	X	X	X	X	X	X	X	X	H	H	X	-	262H, 263H	312H, 312H	
X	X	X	X	X	X	X	X	X	L	L	X	-	157H+A	260H+B	
X	X	X	X	X	X	X	X	X	H	L	X	-	INHIBIT	INHIBIT	
L	L	L	L	L	L	L	L	L	H	H	X	-	INHIBIT	INHIBIT	
H	L	L	L	L	L	L	L	L	H	H	X	1	261H+A	311H+B	
L	H	L	L	L	L	L	L	L	H	H	X	2	260H+A	310H+B	
H	H	L	L	L	L	L	L	L	H	H	X	3	259H+A	309H+B	
L	L	H	L	L	L	L	L	L	H	H	X	4	258H+A	308H+B	
H	L	H	L	L	L	L	L	L	H	H	X	5	257H+A	307H+B	
L	H	H	L	L	L	L	L	L	H	H	X	6	256H+A	306H+B	
H	H	H	L	L	L	L	L	L	H	H	X	7	255H+A	305H+B	
L	L	L	H	L	L	L	L	L	H	H	X	8	254H+A	304H+B	
H	L	L	H	L	L	L	L	L	H	H	X	9	253H+A	303H+B	
L	H	L	H	L	L	L	L	L	H	H	X	10	252H+A	302H+B	
H	H	L	H	L	L	L	L	L	H	H	X	11	251H+A	301H+B	
L	L	H	H	L	L	L	L	L	H	H	X	12	250H+A	300H+B	
H	L	H	H	L	L	L	L	L	H	H	X	13	249H+A	299H+B	
L	H	H	H	L	L	L	L	L	H	H	X	14	248H+A	298H+B	
H	H	H	H	L	L	L	L	L	H	H	X	15	247H+A	297H+B	
L	L	L	L	H	L	L	L	L	H	H	X	16	246H+A	296H+B	
H	L	L	L	H	L	L	L	L	H	H	X	17	245H+A	295H+B	
S	S	S	S	S	S	S	S	S	L	H	X	S	S	S	
L	L	H	L	H	H	H	H	L	L	H	X	244	18H+A	68H+B	
H	L	H	L	H	H	H	H	H	L	L	H	X	245	17H+A	67H+B
L	H	H	L	H	H	H	H	H	L	L	H	X	246	16H+A	66H+B
H	H	H	L	H	H	H	H	H	L	L	H	X	247	15H+A	65H+B
L	L	L	H	H	H	H	H	H	L	L	H	X	248	14H+A	64H+B
H	L	L	H	H	H	H	H	H	L	L	H	X	249	13H+A	63H+B
L	H	L	H	H	H	H	H	H	L	L	H	X	250	12H+A	62H+B
H	H	L	H	H	H	H	H	H	L	L	H	X	251	11H+A	61H+B
L	L	H	H	H	H	H	H	H	L	L	H	X	252	10H+A	60H+B
H	L	H	H	H	H	H	H	H	L	L	H	X	253	9H+A	59H+B

L R 3 8 2 7 8

Serial Data												n	Exposure Period(H)	
D0	D1	D2	D3	D4	D5	D6	D7	D8	SMD1	SMD2	dummy		NTSC	PAL
L	H	H	H	H	H	H	H	L	L	H	X	254	8H+A	58H+B
H	H	H	H	H	H	H	H	L	L	H	X	255	7H+A	57H+B
L	L	L	L	L	L	L	H	L	H	X	256	6.76H	56H+B	
H	L	L	L	L	L	L	L	H	L	H	X	257	6H+A	55H+B
L	H	L	L	L	L	L	L	H	L	H	X	258	5.76H	54H+B
H	H	L	L	L	L	L	L	H	L	H	X	259	5H+A	53H+B
L	L	H	L	L	L	L	L	H	L	H	X	260	4.76H	52H+B
H	L	H	L	L	L	L	H	L	H	X	261	4H+A	51H+B	
L	H	H	L	L	L	L	H	L	H	X	262	3.92H	50H+B	
H	H	H	L	L	L	L	H	L	H	X	263	3.58H	49H+B	
L	L	L	H	L	L	L	H	L	H	X	264	3H+A	48H+B	
H	L	L	H	L	L	L	H	L	H	X	265	2.92H	47H+B	
L	H	L	H	L	L	L	H	L	H	X	266	2.58H	46H+B	
H	H	L	H	L	L	L	H	L	H	X	267	2H+A	45H+B	
L	L	H	H	L	L	L	H	L	H	X	268	2.05H	44H+B	
H	L	H	H	L	L	L	H	L	H	X	269	1.83H	43H+B	
L	H	H	H	L	L	L	H	L	H	X	270	1.63H	42H+B	
H	H	H	H	L	L	L	H	L	H	X	271	1.45H	41H+B	
L	L	L	L	H	L	L	H	L	H	X	272	1H+A	40H+B	
H	L	L	L	H	L	L	H	L	H	X	273	1,27H	39H+B	
L	H	L	L	H	L	L	H	L	H	X	274	0.99H	38H+B	
H	H	L	L	H	L	L	H	L	H	X	275	0.87H	37H+B	
L	L	H	L	H	L	L	H	L	H	X	276	0.76H	36H+B	
H	L	H	L	H	L	L	H	L	H	X	277	0.67H	35H+B	
L	H	H	L	H	L	L	H	L	H	X	278	0.58H	34H+B	
H	H	H	L	H	L	L	H	L	H	X	279	0.51H	33H+B	
L	L	L	H	H	L	L	H	L	H	X	280	0.45H	32H+B	
H	L	L	H	H	L	L	H	L	H	X	281	0.39H	31H+B	
L	H	L	H	H	L	L	H	L	H	X	282	0.34H	30H+B	
H	H	L	H	H	L	L	H	L	H	X	283	0.31H	29H+B	
L	L	H	H	H	L	L	H	L	H	X	284	0.28H	28H+B	
H	L	H	H	H	L	L	H	L	H	X	285	0.25H	27H+B	
L	H	H	H	H	L	L	H	L	H	X	286	0.22H	26H+B	
H	H	H	H	H	L	L	H	L	H	X	287	0.20H	25H+B	
L	L	L	L	H	L	L	H	L	H	X	288	0.17H	24H+B	
H	L	L	L	L	H	L	H	L	H	X	289	0.16H	23H+B	
L	H	L	L	H	L	L	H	L	H	X	290	INHIBIT	22H+B	
H	H	L	L	L	H	L	H	L	H	X	291	INHIBIT	21H+B	
L	L	H	L	L	H	L	H	L	H	X	292	INHIBIT	20H+B	
H	L	H	L	L	H	L	H	L	H	X	293	INHIBIT	19H+B	
L	H	H	L	L	H	L	H	L	H	X	294	INHIBIT	18H+B	
H	H	H	L	L	H	L	H	L	H	X	295	INHIBIT	17H+B	
L	L	L	H	L	H	L	H	L	H	X	296	INHIBIT	16H+B	
H	L	L	H	L	H	L	H	L	H	X	297	INHIBIT	15H+B	
L	H	L	H	L	H	L	H	L	H	X	298	INHIBIT	14H+B	

LR 38278

Serial Dat												n	Exposure P	
D0	D1	D2	D3	D4	D5	D6	D7	D8	SMD1	SMD2	dummy		NTSC	PAL
H	H	L	H	L	H	L	L	H	L	H	X	299	INHIBIT	13H+B
L	L	H	H	L	H	L	L	H	L	H	X	300	INHIBIT	12H+B
H	L	H	H	L	H	L	L	H	L	H	X	301	INHIBIT	11H+B
L	H	H	H	L	H	L	L	H	L	H	X	302	INHIBIT	10H+B
H	H	H	H	L	H	L	L	H	L	H	X	303	INHIBIT	9H+B
L	L	L	L	H	H	L	L	H	L	H	X	304	INHIBIT	8H+B
H	L	L	L	H	H	L	L	H	L	H	X	305	INHIBIT	7H+B
L	H	L	L	H	H	L	L	H	L	H	X	306	INHIBIT	6.76H
H	H	L	L	H	H	L	L	H	L	H	X	307	INHIBIT	6H+B
L	L	H	L	H	H	L	L	H	L	H	X	308	INHIBIT	5.76H
H	L	H	L	H	H	L	L	H	L	H	X	309	INHIBIT	5H+B
L	H	H	L	H	H	L	L	H	L	H	X	310	INHIBIT	4.76H
H	H	H	L	H	H	L	L	H	L	H	X	311	INHIBIT	4H+B
L	L	L	H	H	H	L	L	H	L	H	X	312	INHIBIT	3.92H
H	L	L	H	H	H	L	L	H	L	H	X	313	INHIBIT	3.58H
L	H	L	H	H	H	L	L	H	L	H	X	314	INHIBIT	3H+B
H	H	L	H	H	H	L	L	H	L	H	X	315	INHIBIT	2.92H
L	L	H	H	H	H	L	L	H	L	H	X	316	INHIBIT	2.58H
H	L	H	H	H	H	L	L	H	L	H	X	317	INHIBIT	2H+B
L	H	H	H	H	H	L	L	H	L	H	X	318	INHIBIT	2.05H
H	H	H	H	H	H	L	L	H	L	H	X	319	INHIBIT	1.83H
L	L	L	L	L	H	L	H	L	H	L	X	320	INHIBIT	1.63H
H	L	L	L	L	H	L	H	L	H	L	X	321	INHIBIT	1.54H
L	H	L	L	L	H	L	H	L	H	L	X	322	INHIBIT	1H+B
H	H	L	L	L	H	L	H	L	H	L	X	323	INHIBIT	1.13H
L	L	H	L	L	H	L	H	L	H	L	X	324	INHIBIT	0.99H
H	L	H	L	L	H	L	H	L	H	L	X	325	INHIBIT	0.87H
L	H	H	L	L	H	L	H	L	H	L	X	326	INHIBIT	0.76H
H	H	H	L	L	H	L	H	L	H	L	X	327	INHIBIT	0.67H
L	L	L	H	L	L	H	L	H	L	H	X	328	INHIBIT	0.58H
H	L	L	H	L	L	H	L	H	L	H	X	329	INHIBIT	0.51H
L	H	L	H	L	L	H	L	H	L	H	X	330	INHIBIT	0.45H
H	H	L	H	L	L	H	L	H	L	H	X	331	INHIBIT	0.39H
L	L	H	H	L	L	H	L	H	L	H	X	332	INHIBIT	0.35H
H	L	H	H	L	L	H	L	H	L	H	X	333	INHIBIT	0.31H
L	H	H	H	L	L	H	L	H	L	H	X	334	INHIBIT	0.28H
H	H	H	H	L	L	H	L	H	L	H	X	335	INHIBIT	0.24H
L	L	L	L	H	L	H	L	H	L	H	X	336	INHIBIT	0.22H
H	L	L	L	H	L	H	L	H	L	H	X	337	INHIBIT	0.20H
L	H	L	L	H	L	H	L	H	L	H	X	338	INHIBIT	0.17H
H	H	L	L	H	L	H	L	H	L	H	X	339	INHIBIT	0.16H
L	L	H	L	H	L	H	L	H	L	H	X	340	INHIBIT	INHIBIT
H	L	H	L	H	L	H	L	H	L	H	X	341	INHIBIT	INHIBIT
S	S	S	S	S	S	S	S	S	L	H	X	S	INHIBIT	INHIBIT
H	H	H	H	H	H	H	H	L	H	L	X	511	INHIBIT	INHIBIT

A = B ≈ 0.29H

LR38278

5. Electrical Characteristics

5-1. Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	V_{DD3}, V_{DD5}	-0.3 ~ 6.0	V
Input voltage	V_{I3}	-0.3 ~ $V_{DD3} + 0.3$	V
Input voltage	V_{I5}	-0.3 ~ $V_{DD5} + 0.3$	V
Output voltage	V_{O3}	-0.3 ~ $V_{DD3} + 0.3$	V
Output voltage	V_{O5}	-0.3 ~ $V_{DD5} + 0.3$	V
Operation temperature	T_{opr}	-20 ~ +70	°C
Storage temperature	T_{stg}	-55 ~ +150	°C

5-2. DC Characteristics ($V_{DD3}=+3.3V \pm 10\%$, $V_{DD5}=+5V \pm 10\%$, $T_{opr}=-20 \sim +70^\circ C$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Note
Input "High" voltage	V_{IH3}		$0.7 \times V_{DD3}$			V	1, 2, 3
Input "Low" voltage	V_{IL3}				$0.3 \times V_{DD5}$	V	
Input "High" voltage	V_{IH5}		3.5			V	4, 5
Input "Low" voltage	V_{IL5}				1.5	V	
Input "High" current	I_{IH3-1}	$V_I = V_{DD3}$			1.0	μA	1
	I_{IH3-2}	$V_I = V_{DD3}$	4.0		30	μA	2
	I_{IH3-3}	$V_I = V_{DD3}$			2.0	μA	3
Input "Low" current	I_{IL3-1}	$V_I = 0 V$			1.0	μA	1
	I_{IL3-2}	$V_I = 0 V$			2.0	μA	2
	I_{IL3-3}	$V_I = 0 V$	4.0		30	μA	3
Input "High" current	I_{IH5-1}	$V_I = V_{DD5}$			2.0	μA	4
	I_{IH5-2}	$V_I = V_{DD5}$	8.0		60	μA	5
Input "Low" current	I_{IL5-1}	$V_I = 0 V$	8.0		60	μA	4
	I_{IL5-2}	$V_I = 0 V$			2.0	μA	5
Output "High" voltage	V_{OH3-1}	$I_{OH} = -2 mA$	4.0			V	6
Output "Low" voltage	V_{OL3-1}	$I_{OL} = 2 mA$			0.4	V	
Output "High" voltage	V_{OH3-2}	$I_{OH} = -6 mA$	4.0			V	7
Output "Low" voltage	V_{OL3-2}	$I_{OL} = 6 mA$			0.4	V	
Output "High" voltage	V_{OH5-1}	$I_{OH} = -2 mA$	4.0			V	8
Output "Low" voltage	V_{OL5-1}	$I_{OL} = 4 mA$			0.4	V	
Output "High" voltage	V_{OH5-2}	$I_{OH} = -6 mA$	4.0			V	9
Output "Low" voltage	V_{OL5-2}	$I_{OL} = 6 mA$			0.4	V	
Output "High" voltage	V_{OH5-3}	$I_{OH} = -12 mA$	4.0			V	10
Output "Low" voltage	V_{OL5-3}	$I_{OL} = 12 mA$			0.4	V	

Note 1 : Applied to Inputs (IC3, OSCI3)

Note 2 : Applied to Input (ICD3).

Note 3 : Applied to Input (ICU3).

Note 4 : Applied to Input (ICU5).

Note 5 : Applied to Input (ICD5).

Note 6 : Applied to Output (OSC03).

(Output(OSC03) measures on conditions that input(OSCI3) level is 0V or V_{DD3} .)


Note 7 : Applied to Output(06MA32).

Note 8 : Applied to Output(05).


Note 9 : Applied to Output(06MA5).

Note 10 : Applied to Output(06MA52).

6. Pulse Timing
6-1. Vertical pulse for driving CCD - 1
NTSC (1) for 410K CCD(SCCD-H)-1




Vertical pulse for driving CCD - 2
NTSC (2) for 410K CCD(SCCD=H) - 2




L R 3 8 2 7 8

Vertical pulse for driving CCD - 3
PAL (1) for 470K CCD(SCCD=H) - 1




L R 3 8 2 7 8

Vertical pulse for driving CCD - 4
PAL (2) for 470K CCD(SCCD=H) - 2




Vertical pulse for driving CCD - 5
NTSC (3) for 270K CCD(SCCD=L)-1




LR 3 8 2 7 8


Vertical pulse for driving CCD - 6
NTSC (4) for 270K CCD(SCCD=L)- 2




NTSC (4)
for 270K CCD(SCCD=L) - 2



Vertical pulse for driving CCD - 7
for 320K CCD(SCCD=L) - 1
P A L (3)



Vertical pulse for driving CCD - 8
 PAL (4) for 320K CCD(SCCD=L) - 2




6-2. Horizontal pulse for driving CCD - 1
for 410K CCD (SCCD=H)

NTSC (1)

LR38278

Horizontal pulse for driving CCD - 2
for 410K CCD (SCCD=H)
NTSC (2)




Horizontal pulse for driving CCD – 3
for 410K CCD (SCCD=H)

NTSC (3)

Horizontal pulse for driving CCD - 4
for 470K CCD (SCCD=H)


PAL (1)



L R 3 8 2 7 8

Horizontal pulse for driving CCD - 5
for 470K CCD (SCCD=H)

P A L (2)



Horizontal pulse for driving CCD - 6
for 470K CCD (SCCD=H)

P A L (3)

	1816fH	230	238	246	252	254	262	270	278	286	294	302	310	318	326	334	342	350
C B L K																		
115	119	123	127	131	135	139	143	147	151	155	159	163	167	171	172	175		
SGCK																		
CDCK																		
MCK 2																		
MCK 3																		
FH 1																		
FH 2																		
CCD																		
output	1	2	3	4	5	6	7	8	10	12	14	16	18	20	22	24		
FR																		
F C D S																		
F S																		
A D C K (SAD1=L, SAD2=L)																		
A D C K (SAD1=H, SAD2=L)																		
A D C K (SAD1=L, SAD2=H)																		
A D C K (SAD1=H, SAD2=H)																		
V 1 X																		
V 2 X																		
V 3 X																		
V 4 X																		
O F D X																		
P B L K																		

L R 3 8 2 7 8


Horizontal pulse for Driving CCD - 7
for 270K CCD (SCCD=L)

NTSC (4)

The figure displays a timing diagram with 17 horizontal time slots representing time units from 1796 to 96. The vertical axis lists various digital signals:

- CK I**: A square wave signal.
- HP**: A square wave signal.
- C B L K**: Four square wave signals.
- SGCK**: A square wave signal.
- CDCK**: A square wave signal.
- MCK2**: A square wave signal.
- MCK3**: A square wave signal.
- FH1**: A square wave signal.
- FH2**: A square wave signal.
- CCJ**: A square wave signal.
- Cy**: A square wave signal.
- Ye**: A square wave signal.
- output**: A square wave signal.
- FR**: A square wave signal.
- FCDS**: A square wave signal.
- FS**: A square wave signal.
- ADCK(SADI=L, SAD2=L)**: A square wave signal.
- ADCK(SADI=H, SAD2=L)**: A square wave signal.
- ADCK(SADI=L, SAD2=H)**: A square wave signal.
- ADCK(SADI=H, SAD2=H)**: A square wave signal.
- V1X**: A square wave signal.
- V2X**: A square wave signal.
- V3X**: A square wave signal.
- V4X**: A square wave signal.
- OFDX**: A square wave signal.
- PBLK**: A square wave signal.


Horizontal pulse for driving CCD - 8
for 270K CCD (SCCD=L)
NTSC (5)



L R 3 8 2 7 8


Horizontal pulse for driving CCD - 9
for 270K CCD (SCCD=L)

NTSC (6)




Horizontal pulse for driving CCD - 10
for 320K CCD (SCCD=L)

PAL (4)



Horizontal pulse for driving CCD - 11
for 320K CCD (SCCD=L)

P A L (5)



Horizontal pulse for driving CCD - 1 2
for 320K CCD (SCCD=L)
SAD1, SAD2=L

PAL (6)

The figure displays a timing diagram with 18 horizontal signal traces. The x-axis represents time, with major ticks at 214, 220, 226, 232, 238, 244, 250, 256, 262, 268, 274, 280, 286, 292, 298, 304, 310, 316, 322, 328, and 334. The y-axis lists the signals: CKI, HP, CBLK, SGCK, CDCK, MCK2, MCK3, FH1, FH2, CCD, output, FRS, FCD, FS, ADCK, and OFDX.

- CKI:** A square wave signal starting at 214.
- HP:** A square wave signal starting at 214.
- CBLK:** A square wave signal starting at 214.
- SGCK:** A square wave signal starting at 214.
- CDCK:** A square wave signal starting at 214.
- MCK2:** A square wave signal starting at 214.
- MCK3:** A square wave signal starting at 214.
- FH1:** A square wave signal starting at 214.
- FH2:** A square wave signal starting at 214.
- CCD:** A square wave signal starting at 214.
- output:** A signal with a period of 16 units, starting at 214.
- FRS:** A square wave signal starting at 214.
- FCD:** A square wave signal starting at 214.
- FS:** A square wave signal starting at 214.
- ADC K:** A signal with a period of 16 units, starting at 214. It has two states: (SAD1=L, SAD2=L) and (SAD1=H, SAD2=L).
- OFDX:** A square wave signal starting at 334.
- PBLK:** A square wave signal starting at 334.

6-3. Read out pulse - 1

•for 410K(470K) CCD

O D D (1, 3) Field

0 180

H D

86 150

V 1 X

118 182

V 2 X

70 166

V 3 X

102 198

V 4 X

366

V H 1 X

550

V H 3 X

694

E V E N (2, 4) Field

0 180

H D

86 150

V 1 X

118 182

V 2 X

70 166

V 3 X

102 198

V 4 X

366

V H 1 X



550

V H 3 X

694

() ;PAL

S C C D = H



L R 3 8 2 7 8

Read out pulse - 2

• 270K(320K) CCD

SCCD=L

ODD(1, 3) Field
0 180

HD

V 1 X


V 2 X

V 3 X

V 4 X

VH 1 X

VH 3 X

E V E N (2, 4) Field
0 180

HD

V 1 X


V 2 X

V 3 X


V 4 X

VH 1 X


VH 3 X



6-4. Shutter pulse - 1




Shutter pulse - 2



Shutter pulse - 3

•320K CCD

The number;clock pulse



7 Package and packing specification**1. Package Outline Specification**

Refer to drawing No.AA1035

2. Markings**2-1. Marking contents**

(1) Product name : LR38278

(2) Company name : SHARP

(3) Date code

(Example) YY

WW

X

Indicates the product was manufactured
in the WWth week of 19YY.

Denotes the production ref.code.

Denotes the production week.

(01, 02, 03, 52, 53)

Denotes the production year.

(Lower two digits of the year.)

(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer to drawing No.AA1035

(This layout do not define the dimensions of marking character and marking position.)

3. Packing Specification**3-1. Packing materials**

Material Name	Material Specification	Purpose
Tray	Conductive plastic (80devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (1tray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (1bag/case)	Drying of device
Desiccant	Silica gel	Drying of device
P P band	polypropylene (3 pcs/case)	Device tray fixing
Inner case	Card board (800devices/case)	Packaging of device
Label	Paper	Indicates part number, quantity and date of manufacture
Outer case	Cardboard	Outer packing of device case

(Devices shall be placed into a tray in the same direction.)

3-2. Outline dimension of tray

Refer to attached drawing

4. Precausion For Unpacking

(1) Unpacking should be done on the stand as well as human body treated with anti-ESD.

(2) Conductive treatment or anti-ESD treatment is given to a dray.

Use the equivalent tray, if it is changed to another one.

5. Surface Mount Conditions


Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1. Soldering conditions (The following conditions are valid only for one time soldering.)


Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering (air)	Peak temperature of 240°C, duration less than 15 seconds above 230°C, temperature increase rate of 1~4°C/second	IC surface
Vapor phase soldering	215°C or less, duration less than 40 seconds above 200°C	Steam
Manual soldering (soldering iron)	260°C or less, duration less than 10 seconds	IC outer lead surface

5-2. Conditions for removal of residual flux


- (1) Ultrasonic washing power : 25 Watts/liter or less
- (2) Washing time : Total 1 minute maximum
- (3) Solvent temperature : 15~40°C



DETAIL A



名称 NAME	QFP48-P-0707	リード仕上 LEAD FINISH	TIN-LEAD PLATING	備考 NOTE	プラスチックパッケージ外形寸法は、バリを含まないものとする。 Plastic body dimensions do not include burr of resin.
DRAWING NO.	AA1035	単位 UNIT	mm		



名称 NAME	FP0707TCD			備考 NOTE
DRAWING NO.	CV536	单位 UNIT	mm	