

SPEC	No. El	101010	
ISSIF	: TANII	ARY OR	1998

To;

# SPECIFICATIONS

Product Type <u>DIGITAL SIGNAL PROCESSOR FOR COLOR CCD CAMERA</u>

Model No. LR38266

\*This specification contains 31 pages including the cover and appendix. If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE DATE:

BY:

**PRESENTED** 

Dept. General Manager

REVIEWED BY:

PREPARED BY:

Engineering Dept. 3

Logic IC Engineering Center

Tenri Integrated Circuits Development Group

SHARP CORPORATION



- Handle this document carefully for it contains material protected by international copylight law.

  Any reproduction, full or in part, of this material is prohibited

  without the express written permission of the company.
- ●When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
  - (1) The products covered herein are designed and manufactured for the following applications areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
  - · Office electronics
  - · Instrumentation and measuring equipment
  - · Machine tools
  - · Audiovisual equipment
  - · Home appliances
  - · Communication equipment other than for trunk lines
  - (2) Those contemplating using the products covered herein for the following equipment which demands high reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
  - · Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
  - · Mainframe computers
  - · Traffic control systems
  - · Gas leak detectors and automatic cutoff devices
  - · Rescue and security equipment
  - Other safety devices and safety equipment, etc.
  - (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
  - · Aerospace equipment
  - · Communications equipment for trunk lines
  - · Control equipment for the nuclear power industry
  - · Medical equipment related to life support, etc.
  - (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- ●Please direct all queries regarding the products covered herein to a sales representative of the company.



# CONTENTS

	PAGE
1. GENERAL	2
1-1. FEATURES	2
1-2. FUNCTIONS	2
2. PIN ASSIGNMENT	
2-1. PIN ASSIGNMENT	3
2-2. PIN TABLE	4
3. INTERNAL BLOCK DIAGRAM	5
4. PIN DESCRIPTION	6
5. ELECTRICAL CHARACTERISTICS	
5-1. ABSOLUTE MAXIMUM RATINGS	9
5-2. DC CHARACTERISTICS	9
5-3. OPERATING CONDITIONS	9
5-4. DATA INTERFACE	10
6. DETAIL EXPLANATION	
6-1. CCD OPTION	. 11
6-2. OUTPUT SIGNAL FORMAT	. 11
6-3. CAMERA CONTROL DATA OUTPUT	. 11
6-4. CAMERA SIGNAL PROCESSING	. 12
6-5. INTERNAL COEFFICIENT TABLE	. 15
6-6. OUTPUT DATA TABLE	. 23
7. PACKAGE SPECIFICATIONS	. 25



#### GENERAL

This is the digital signal processor for color CCD camera system of 270K, 320K, 410K and 470K pixels CCD with the complementary color filter. The camera system consists of CDS·AGC·AD IC(IR3Y38M), DSP IC(LR38266), Timing IC (LR38277 / LR38278 / LR38578 / LR38581), and Microcomputer IC (LU850410 / LU850420).

#### 1-1. FEATURES

- The process (structure) is CMOS.
- · A P-type silicon circuit board is used.
- The package type is 100-pin QFP.
- The package material is plastic.
- · Not designed or rated as radiation hardened.

#### 1-2. FUNCTIONS

- Single +3.3V power supply
- · Available for 270K, 320K, 410K and 470K CCD with Mg, Cy, Ye and Gr color filter
- · Available for NTSC and PAL
- External performance control
- · Variable GAMMA and KNEE response
- $\cdot$  8  $\sim$  10 bits digital input
- · Analog Y & C output by built-in 8 bits 2 ch DA converter
- Either Y & U / V (16 bits ) or U / Y / V / Y (8 bits ) output in digital
- · Line-lock and External lock function
- CPU interface Input / Output
- · Accumlater to control Auto Exposure and Auto White Balance.



#### 2. PIN ASSIGNMENT

#### 2-1. PIN ASSIGNMENT

H D E V G D Y Y Y Y G V Y Y Y Y V D D I I V V C Y D O O D N C O O O O N D O O O O R A A R R B B E E 1 C O D D K 7 6 5 4 D D 3 2 1 0 E E E 2 1 N N I F G V F F C C N D 2 1 O O D D

75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 TST6 ENC 76 49 TST6 GND 77 48 CO7 SLDI 78 47 CO6 SC 79 46 CO5 SD 80 45 CO4 GND 81 44 VDD VDD 82 43 G N D ADD0 83 42 CO3 ADD1 84 41 CO2 ADD 2 85 40 CO1 ADD3 86 39 COO ADD4 87 Top view 38 G N D ADD 5 88 37 DCK2 ADD 6 89 36 TST4 MCO1 90 35 TST3 VDD 91 34 TST2 GND 92 33 TST1 DATA 0 93 32 G N D DATA1 94 31 V D D DATA 2 95 30 CSYO DATA3 96 29 CBLK DATA 97 28 F I DATA5 98 DATA6 27 GND 99 26 V R I DATA7 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 AAAAAAVGAAAAGVOCGCCGCGHV C D D D D D D D D D D D D D C S N K K N K N P D LIIIIDDIIIIDDPYDIIDID 5 6 7 8 9 1 N 0 1 2 3 4



#### 2-2. PIN TABLE

Pin no.	Symbol	I/0
1	ACL	ICU
2	ADIO	IC
3	ADI1	IC
4	ADI2	IC
5	ADI3	IC
6	ADI4	IC
7	VDD	-
8	GND	_
9	ADI5	IC
10	ADI6	IC
11	ADI7	IC
12	ADI8	IC
13	ADI9	IC
14	GND	-
15	VDD	_
16	0CP1	0
17	CSYN	0
18	GND	
19	CKI1	IC_
20	CKI2	IC_
21	GND	-
22	CKIO	IC
23	GND	_
24	HP	0
25	VD	0

Pin no.	Symbol	I/0
26	VRI	ICS
27	GND	
28	FI	0
29	CBLK	0
30	CSY0	0
31	VDD	_
32	GND	
33	TST1	ICD
34	TST2	ICD
35	TST3	ICD
36	TST4	ICD
37	DCK2	0
38	GND	
39	C00	TO
40	C01	TO
41	C02	TO
42	C03	TO
43	GND	-
44	VDD	-
45	C04	TO
46	C05	TO
47	C06	то
48	C07	ТО
49	TST5	ICD
50	TST6	ICD

Pin no.	Symbol	I/0
51	YENCO	DAO
52	CENCO	DAO
53	VB1	DAO
54	VB2	DAO
55	IREF1	DAO
56	IREF2	DAO
57	DA VDD	_
58	DA GND	-
59	VREF	DAI
60	Y00	TO
61	Y01	TO
62	Y02	TO
63	Y03	TO
64	VDD	_
65	GND	
66	Y04	TO
67	Y05	TO
68	Y06	TO
69	Y07	TO
70	DCK1	0_
71	GND	_
72	VDD	_
73	E00	XTO
74	DOC	ICD
75	HD1	0

Pin no.	Symbol	I/0
76	ENC	IC
77	GND	-
78	SLDI	IC
79	SCK	IC
80	SDI	IC
81	GND	-
82	VDD	_
83	ADD0	IC
84	ADD1	IC
85	ADD2	IC
86	ADD3	IC
87	ADD4	IC
88	ADD5	IC
89	ADD6	IC
90	MCO1	0
91	VDD	
92	GND	
93	DATAO	0
94	DATA1	0
95	DATA2	0
96	DATA3	0
97	DATA4	0
98	DATA5	0
99	DATA6	0
100	DATA7	0

IC : Input pin under the condition of CMOS  $3.3\ V$ 

ICU : Input pin under the condition of CMOS 3.3 V with a pull-up register
 ICD : Input pin under the condition of CMOS 3.3 V with a pull-down register
 ICS : Input pin under the condition of Schmidt 3.3 V with a pull-down register


DAI : Input pin for DA converter

0 : Output pin with 2 mA 3.3 V

TO : Tri-state output pin with 2 mA 3.3 V XTO : Tri-state output pin with 2 mA 3.3 V

DAO : DA converter output pin







# 4. PIN DESCRIPTION

SYMBOL	POLARITY	I/0	FUNCTION
ACL	_	ICU	All reset input. The internal circuit is initialized
			at power-on with a capacitor of 0.01 $\mu$ F.
ADI0		IC	ADIO $\sim$ ADI9 are Digital signal inputs.
ADI1	_	IC	ADIO is LSB.
ADI2		IC	ADI9 is MSB.
ADI3		IC	
ADI4		IC	
VDD	_	-	+3.3 V input
GND	_		Ground
ADI5	_	IC	
ADI6	_	IC	
ADI7		IC	
ADI8	_	0	
ADI9		0	
VDD		_	+3.3 V input
GND	_		Ground
OCP		0	Opticalblack clamp pulse output
CSYNC	-	0	Composite sync. pulse output for analog video output.
GND			Ground
CKI1	-	IC	Clock input. The frequency is below for each CCD. 270K, 410K CCD: 14.31818 MHz
			320K, 470K CCD: 14.1875 MHz
CKI2	_	IC	Clock input. The frequency is below for each CCD.
			270K CCD : 9.5454 MHz 320K CCD : 9.4583 MHz 410K CCD : 14.3181 MHz 470K CCD : 14.1875 MHz
GND	_	_	Ground
		IC	Clock input. The frequency is below for each CCD.
			270K, 410K CCD: 28.6363 MHz
			320K, 470K CCD: 28.3750 MHz
GND		IC	Ground
HP	_	0	Horizontal drive pulse output.
VD	T -	0	Vertical drive pulse output.
VRI	_	0	Vertical reset input. Built-in vertical counter is
			reset by a Low-input more than one horizontal period.
GND	_	0	Ground
	_	0	Field index pulse output.
VRI	_	0	Vertical reset input. Built-in vertical counter is
			reset by a Low-input more than one horizontal period.
GND	_	0	Ground
	ACL  ADIO ADI1 ADI2 ADI3 ADI4 VDD GND ADI5 ADI6 ADI7 ADI8 ADI9 VDD GND OCP CSYNC GND CKI1  CKI2  GND CKI1  GND CKI0  FI VRI	ACL —  AD10 —  AD11 —  AD12 —  AD13 —  AD14 —  VDD —  GND —  AD15 —  AD16 —  AD17 —  AD18 —  AD19 —  VDD —  GND —  CSYNC —  GND —  CXYNC —  GND —  CK11 —   CK12 —  GND —  CK10 —  VD —  VRI —  VRI —	ACL



NO.	SYMBOL	POLARITY	I/0	FUNCTION
28	FI		0	Field index pulse output.
29	CBLK		0	Composite blanking pulse output.
30	CSY0	-	0	Composite sync. pulse output.
				Output timing is vaiable by output mode.
31	VDD			+3.3 V input.
32	GND	_	-	Ground.
33	TST1		ICD	Test input. Connected to Low or Open.
34	TST2		ICD	Test input. Connected to Low or Open.
35	TST3		ICD	Test input. Connected to Low or Open.
36	TST4		ICD	Test input. Connected to Low or Open.
37	DCK2		0	Clock output for digital Cout.
38	GND			Ground.
39	C00		0	8 bits digital color signal output.
40	C01	_	0	COO is LSB.
41	C02		0	CO7 is MSB.
42	C03	_	0	
43	GND	_	0	Ground
44	VDD		0	+3.3 V input.
45	C04	_	0	
46	C05	_	0	
47	C06	_	0	
48	C07	_	0	
49	TST5	_	ICD	Test input. Connected to Low or Open.
50	TST6	_	ICD	Test input. Connected to Low or Open.
51	YENCO	_	OA	Analog Y signal output.
52	CENCO	_	OA	Analog C signal output.
53	VB1		DAO	Bias voltage input for built-in DA.
54	VB2	_	DAO	Bias voltage input for built-in DA.
55	IREF1		DAO	YENCO output voltage amplitude adjustment.
56	IREF2		DAO	CENCO output voltage amplitude adjustment.
57	VDD	_	_	+3.3 V input for built-in DA converter.
58	GND		_	Ground for built-in DA converter.
59	VREF	_	DAI	Reference voltage input for built-in DA converter.
60	Y00	_	TO	Y digital outputs.
61	Y01	_	ТО	YOO is LSB.
62	Y02	_	TO	YO7 is MSB.
63	Y03	_	TO	
64	VDD		_	+3.3 V input.
65	GND		_	Ground.
66	Y04		TO	
67	Y05		TO	



NO.	SYMBOL	POLARITY	I/0	FUNCTION
68	Y06	-	TO	
69	Y07	_	TO	
70	DCK1		0	Clock output for YO output.
71	GND	_	-	Ground.
72	VDD	_	_	+3.3 V input.
73	E00	_	TO	Phase detector output comparing internal HD and HD1.
74	DOC		ICD	Control input of YO and CO. H level sets both YO and CO
				High-impeadance.
75	HD1		0	Horizontal drive pulse generated from ENC of pin 76.
76	ENC	_	IC	Clock input to encorde color signal.
				Internal sync. mode : CKI2
				Line lock mode same as CCD CLOCK from outside
				or 4fsc
77	GND	_		Ground.
78	SLDI	_	IC	Data input to set each coefficient of DSP.
79	SCK		IC	Clock pulse input to set SLDI data to DSP.
80	SDI	_	IC	Timing pulse input to set SLDI data to DSP.
81	GND		_	Ground.
82	VDD	_		+3.3 V input.
83	ADD0		IC	Address input to choose a output data of DATA pins
84	ADD1	_	IC	used in Auto white balance and Auto iris.
85	ADD2	_	I	The detail is shown at other page.
86	ADD3	_	0	
87	ADD4		I	
88	ADD5		_	
89	ADD6		I	
90	MCO1	-	_	Control input to update an internal data stored in DSP
				register. Data is updated at the rising edge of MCO1.
91	VDD	_	_	+3.3 V input.
92	GND			Ground.
93	DATA0	_	IC	Data output to control Auto white balance and Auto
94	DATA1		IC	iris. Data of address set by ADD inputs is output.
95	DATA2		IC	
96	DATA3		IC	
97	DATA4		IC	
98	DATA5	_	IC	
99	DATA6	_	IC	
100	DATA7	_	IC	



### 5. Electric characteristics

## 5-1. Absolute Maximum Ratings

ITEM	SYMBOL	SYMBOL RATING		
Power supply voltage	VDD	$-0.3 \sim 4.6$	V	
Input voltage	VI	$-0.3 \sim VDD+0.3$	V	
Output voltage	V 0	$-0.3 \sim VDD+0.3$	V	
Storage temperature	Tstg	-55 ~ 150	°C	

#### 5-2. Operating Conditions

ITEM	SYMBOL	MIN	TYP	MAX	UNIT
Power supply voltage	VDD	3. 0	3. 3	3.6	V
Operating temperature	Topr	-10	2 5	7 0	$^{\circ}$
Clock input	Fck		28.6		MH z

5-3. Electric operating characteristics ( VDD = +3.3 V $\pm 10$  %, Ta = -20 $\sim 70$ °C )

ITEM	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT	
L level input voltage	VIL				0. 2VDD	V	1
H level input voltage	VIH		0. 8VDD			V	
L level input voltage	VT-				0. 2VDD	μΑ	2
H level input voltage	VT+		0. 8VDD				
Hysterisis voltage			0. 2				
L level output voltage	VOL1	IOL = -1.6  mA			0. 1VDD	V	3
H level output voltage	VOH2	IOH = 0.8  mA	0. 9VDD			V	
Output leak current	IOZ	High-impeadance	-1.0		1.0	μА	
L level output voltage	VOL1	IOL = -1.6  mA			0. 1VDD	V	4
H level output voltage	VOH2	IOH = 0.8  mA	0. 9VDD			V	
Output leak current	IOZ	High-impeadance	-1.0		1. 0	μА	
Input current	IOL1	VIN = 0 V		10		μΑ	5
Input current	I0H2	VIN = VDD		10		μА	6
L level output voltage	VOL1	IOL = -1.6  mA			0. 1VDD	V	7
H level output voltage	VOH2	IOH = 0.8  mA	0. 9VDD			V	
Resolution	RES			8		Bit	8
Linearity Error	ΕL	Vref = 1.0 V			±3.0	LSB	}
Differential error	E D	$Rref = 4.8 K \Omega$			±1.0	LSB	
Full scale current	I FS	Rout = $75 \Omega$		13		mA	
Reference voltage	V ref			1. 0		V	9
Reference register	R ref			4.8		ΚΩ	10
Output load register	R out			75		Ω	11

1 : Input pins ( IC, ICD, ICU ) 6 : Input pins ( ICD )

2: Input pins (ICS)
7: Output pins (O)

3 : Output pins (TO)

8 : Output pins ( YENCO, CENCO )

4 : Output pins (XTO)

9 : Input pins ( REF )


5 : Input pins ( ICU )

10 : Input pins ( IREF1, IREF2 ) 11 : Output pins ( YENCO, CENCO )




5-4. DATA INTERFACE TIMING.

5-4-1 DATA INPUT



SCK should be slower than 20MHz

5-4-2 DATA OUTPUT



Data output in 47ns or more after Address input is valid.



#### 6. Detail explanation

#### 6-1. CCD

CCD type out of 270K, 320K, 410K and 470K pixels is selected by ADR 01H.

- 6-2. Output signal format
  - (1) Analog video signal output

Built-in DA converters outputs Luminance (Y) signal without CSYNC. and modulated color signal of NTSC or PAL.

Stand-by mode of DA converter makes DA output pins High impeadance.

(2) Digital video signal output (ADR 01H)

One out of below three format is selectable by ADR 01H. High level of pin 74
as DOC makes all digital output pins High impeadance.

- 1. 8 bits Y and 8 bits C
- 2. 8 bits Y and 8 bits U / V
- 3. 8 bits U / Y / V / Y

## 6-3. Camera control data output

- (1) Iris control data output (64 data with 8 bits and 2 data with 8 bits)

  An Averaged Luminance level of each block, which are 64 blocks gotten by the 8 X 8 spread in user-defined image area by ADR., are at DATA output pins.

  In the defined area, there are the maximum Luminance level and the minimum Luminance level at DATA output pins.
- (2) White balance control data output (two kinds of 16 data with 8 bits)
  Averaged color signal levels of either both I and Q or both R-Y and B-Y, which are
  16 blocks gotten by the 4 X 4 spread of user-defined image area by ADR., are
  at DATA output pins.



(3) Black balance control data output (3 data with 8 bits)

Below three kinds of outputs are at DATA output pins.

- \* An average signal of CCD optical-black portion consisting of 4 pixels per Horizontal line for 128 Horizontal lines located in the image center.
- \* An average signal of CCD optical-black portion consisting of 2 pixels per Horizontal line for 128 Horizontal lines located in the image center. which is available to tune the base level of Mg + Ye color signal component.
- \* An average signal of CCD optical-black portion consisting of 2 pixels per Horizontal line for 128 Horizontal lines located in the image center.

  which is available to tune the base level of Mg + Cy color signal component.

#### 6-4. Camera signal processing

- (1) Optical-black signal clamping The optical -black signal portion is clamped so as to be 64H by using the average level of the input digital signal. The averaging is done every field.
- (2) Horizontal period delay line

  There are two Horizontal delay lines in this IC for camera signal processing.
- (3) Digital filter for Luminance signal There are Low pass filter to make Y signal from colr CCD signal.
- (4) Gamma correction for Luminance signal 10 bits input signal is converted to 8 bits signal with a gamma curve defined by 10 straight lines. A slope and position of every straight line is settable by ADR.
- (5) Edge enhancement of Luminance signal

  After Gamma correction, the edge of Luminance signal is enhanced in both Horizontal and Vertical. How to enhance is tunable by ADR..
- (6) Set-up level of Luminance signal
  The set-up level is tunable by ADR..



- (7) Polarity option and level tuning of Luminance signal
  The polarity of input signal from AD converter can be inverted before filtering.
  The DC offset level and the amplitude is tunnable by ADR..
- (8) Masking Luminance signal

The restricted area in whole image is settable by ADR..

The iris function and the auto white balance function can be done only in the restricted area.

(9) Extract of Color signal component

Color signal components are extracted by below processing.

(10) Digital filter of Color signal component

Red, Blue and YL are passed to limit each bandwidth so as to be half of extracted signals by low pass filters.

- (11) Black level clamping of Color signal component

  The black level of Red and Blue signal can be tuned by ADR 15, 16, 17, and 18.
- (12) White balance

The amplitude of Red and Blue sugnal can be tuned by ADR.19, 1A, 1B, and 1C so as to White balance situation.

(13) Color Gamma correction

10 bits input signal of Red, Blue and YL signal is converted to 8 bits signal with Gamma curve defined by 10 straight lines.

A slope and position of every straight line is settable by ADR..

(14) Color matrix correction

Color rendition can be tuned by ADR. 1D and 1E under below equation.

$$R - Y = (R - Y) + K1 (B - Y)$$
  
 $B - Y = (B - Y) + K2 (R - Y)$ 



- (15) Color level adjustment
  The amplitude of R Y and B Y can be tuned by ADR. 1F and 20.
- (16) Color level suppression

  The faluse color signal at both the transient portion of Luminance signal and the high-light portion of Luminance signal can be suppressed by ADR. 2B, 2C, 2D, 2E, 30, 31, 32, 33, 34 and 35.
- (17) Polarity option and level tuning of Color signal

  The polarity of color component signal can be inverted before Gamma correction.

  The DC offset level and the amplitude is tunnable by ADR. 36, 37, 38 and 39.
- (18) NTSC/PAL Color signal encoder
  R Y and B Y color signal are modulated under NTSC or PAL format.
  Modulated clock frequency and TV format are chosen by ADR. 03, 21, 22 and 23.
  Line-lock system requires the clock generater outside LR38266.
- (19) Accumlater to control the exposure

  Below three kinds of output data become available by ADR. AO, OO 3F, 6O and 61.

  Average signal in either whole image or restricted area

  Maximum signal in either whole image or restricted area

  Minimum signal in either whole image or restricted area
- (20) Accumlater to control White balance Below output data become available by ADR. 24, 25, 26, 27, 28, 29, 2A, AO and 4F - 5F. Average signal of I (R - Y) and Q (B - Y) in 16 area of whole image These data can be weighted by both the color zone of I - axis and/or Q - axis and the range of Luminance range.
- (21) Accumulater to control color black balance
  Average signal of the optical black portion to clamp the black level
  of color signal is available by ADR. 62, 63 and 64.
- (22) Others
  - \* The output timing of Synchronus Sync. signal is available by ADR.06, 07 and 08.
  - \* Functions like Stand-by, Muting etc. are available by ADR. 01, 03, 04 and 21.

# **SHARP**

# 6-5. Internal coefficient table

## 6-5-1. System setting

ADDRESS	LABEL	Data range	CONTENTS	
01 H	OMOD	7 bits	CCD option, output format option	
02 Н	MODE1	7 bits	Mode setting	
03 H	MODE2	5 bits	Mode setting	
04 H	MODE3	6 bits	Mode setting	
06 H	CSYNCVARI	8 bits	Position tuning of Csync with the range	
			from + 8 clock to - 7 clock of CKI1	
			Upper 4 bits:CSYNC, Lower 4 bits:CSYO	
07 H	CBLKBALI	8 bits	Position tuning of CBLK with the ditto range	
08 H	CB_BFVARI	8 bits	Position tuning of internal BLK with the range	
			from + 1 clock to - 1 clock of CKI2.	

ADR. 01 : OMOD ( Default data : \*0010110 )

AUN.	01 · 0W	MOD ( Delault data : FOOIOIIO )			
Bit	LABEL	CONTENTS			
7	*	Not used			
6	STB_DA	Stand-by of DA c	converter 1: Stand-by		
5	OUTPUT2	Output format op	option bit4=0 Y/C (bit5=0) U/Y/V/Y (bit5=1)		
4	OUTPUT1	Output format op	option bit4=1 Y, U/V (bit5=0) Prohibited (bit5=1)		
3	TVMD	TV format option 0: NTSC, 1: PAL			
2	TYPE2	CCD option	bit2=0 bit2=1		
1	TYPE1	CCD option	bit1=0 270K/320K with Mirror Prohibited		
			bit1=1 270K/320K 410K/470K		
0	MIR	Image type option 0: Normal, 1: Mirror			

ADR. 02 : MODE1 ( Default data : \*0000000 )

Bit	LABEL	CONTENTS	
7	*	Not used	
6	ADTI1	Input data is delayed by 1 clock	0 : Not delayed 1 : delayed
5	ADTI2	The clock type to input the data	0 : Non-inverted 1 : inverted
4	APTVC	Vertical edge enhancement	0 : ON, 1 : OFF
3	APTHC	Horizontal edge enhancement	0 : ON, 1 : OFF
2	CKIL	Color killer function	0 : ON, 1 : OFF
1	MUTE D	Muting Digital signal outputs	0 : OFF, 1 : ON
0	MUTE_A	Muting Analogue signal outputs	0 : OFF, 1 : ON



ADR.	03 : MODE2	( Default data : ***00000 )	
Bit	LABEL	CONTENTS	
7	*	Not used	
6	*	Not used	
5	*	Not used	
4	EOOCTRL	The polarity of EOO output	0 : Normal
3	INVSP	The polarity of SP1, SP2	0 : Normal
2	HGCO	The polarity of HG	0 : Normal
1	INTL	Interlace / Non-Interlace	0 : Interlace
0	EX SXB	Stand-by of EOO function	0 : Stand-by

ADR.	04 : MODE3	( Default data : **00*000 )
Bit	LABEL	CONTENTS
7	*	Not used
6	*	Not used
5	TESYL	Set YL zero in color processing 0 : OFF, 1 : ON
4	K1	Prohibited to change 0 : Should be kept
3	*	Not used
2	RAM_ST	Stand-by of Delay lines 0 : OFF, 1 : ON
1	SEL_UV	The option of U/V sequence 0 : Normal
0	SEL RB	The option of R/B sequence 0 : Normal

ADR.	08 : CB_BFVAR]	[ ( Default data : 00000000 )			
Bit	LABEL	CONTENTS	<b></b>		
7	CBK_Y	The position tuning of Y-CBLK		bit7=0	bit7=1
6	CBK_Y	by CKI2 clock	bit6=0	No tune	-1 clock
			bit6=1	1 clock	-1 clock
5	CBLK_C	The position tuning of modulated	<u> </u>	bit5=0	bit5=1_
4	CBLK_C	C-CBLK by CKI2 clock	bit4=0	No tune	-1 clock
			bit4=1	1 clock	-1 clock
3	CBLK_UV	The position tuning of baseband		bit3=0	bit3=1
2	CBLK_UV	C-CBLK by CKI2 clock	bit2=0	No tune	-1 clock
			bit2=1	1 clock	-1 clock
1	BFVARI	The position tuning of color		bit1=0	bit1=1
0	BFVARI	burst signal by CKI2 clock	bit0=0	No tune	-1 clock
			bit0=1	1 clock	-1 clock



ADR.	21 : ENC	MO ( Default data : ****0000 )
Bit	LABEL	CONTENTS
7	*	Not used
6	*	Not used
5	*	Not used
4	*	Not used
3	ENC_TI	The clock type of Encoder input 0: Non-Invertec1: Inverted
2	L_fsc	Latched by fsc clock before Encode:0 : Latched 1 : Non-Latched
1	MO_ENC	Encoding phase of PAL 0:4 phase 1:16/5 phase
0	MUTE E	Muting color signal at Encoder 0: Normal 1: Muting

ADR. 2E : CKI\_HLTI ( Default data : \*000\*000 )

Thore.	DD ORT III	1 ( Dordary data - 000 000 /			
Bit	LABEL	CONTENTS			
7	*	Not used	bit6, bit5, bit4	000 : No tuning	
6	HT_SIG	Color killer timing	001	1 clock delay	
5	HT_1	at Higher Luminance	010, 011	2 clocks delay	
4	HT_0		100, 101, 110	2 clocks advance	
3	*	Not used	111	1 clock advance	
2	LT_SIG	Color killer timing	bit2, bit1, bit0	000 : No tuning	
1	LT_1	at Lower Luminance	001	1 clock delay	
0	LT_0		010, 011	2 clocks delay	
			100, 101, 110	2 clocks advance	
			111	1 clock advance	

ADR. 32 : CKI ETI ( Default data : 0000\*000 )

Bit	LABEL	CONTENTS		
7	SEL_ESFT	Level of Edge signal	0 : 1/4 times	1:1 times
6	VET_SIG	Color killer timing	bit6, bit5, bit4	000 : No tuning
5	VET_1	at Vertical transient	001	1 clock delay
4	VET_0	portion	010, 011	2 clocks delay
3	*	Not used	100, 101, 110	2 clocks advance
			111	1 clock advance
2	HET_SIG	Color killer timing	bit2, bit1, bit0	000 : No tuning
1	HET_1	at Horizontal transient	001	1 clock delay
0	HET_1	portion	010, 011	2 clocks delay
			100, 101, 110	2 clocks advance
			111	1 clock advance



ADR.	35 : C_ETC	( Default data : *****000 )			
Bit	LABEL	CONTENTS			
7	*	Not used			
6	*	Not used			
5	*	Not used			
4	*	Not used			
3	*	Not used			
2	C_NE1	The polarity of color signal	0:	Normal	1 :Inverted
1	C_NE2	The polarity of color signal at Gamma o	utpi0:	Normal	1 :Inverted
0	BLK_CTRL	CBLK availability at output	0:	ON	1 : OFF

ADR.	67 : VARI_	Y ( Default data : ***00000 )	
Bit	LABEL	CONTENTS	
7	*	Not used	
6	*	Not used	
5	*	Not used	
4	6ADV	1 : 6 clocks advance of Luminance signal	0 : No variation
3	8ADV	1 : 8 clocks advance of Luminance signal	0 : No variation
2	4DLY	1 : 4 clocks delay of Luminance signal	0 : No variation
1	2DLY	1 : 2 clocks delay of Luminance signal	0 : No variation
0	1DLY	1: 1 clock delay of Luminance signal	0 : No variation

ADR.	69 : Y_NE	( Default data : ****0000 )	
Bit	LABEL	CONTENTS	
7	*	Not used	
6	*	Not used	
5	*	Not used	
4	*	Not used	
3	Y MUTE	Muting analog Luminance signal output	0 : Normal 1 : Muting
2	CBLK_OFF	CBLK availability for Luminance signal	0 : ON 1 : OFF
1	SEL BLK	Pedistal level of Luminance signal	0 : 16th step1 : 0 step
0	Y NEGA	The polarity of Luminance signal	0 : Normal 1 : Inverted



LABEL

Bit

2

I WBA V

MASK H

MASK V

#### 6-5-2. Mask function coefficient

ADR. AO : MSK\_MO ( Default data : 000000000 )

CONTENTS

ADDRESS	LABEL	Data range	CONTENTS
AO H	MSK_MO	8 bits	Mask mode option
A1 H	HMSKF_U	2 bits	Upper 2 bits of starting point to mask in Horizontal
A2 H	HMSKF L	8 bits	Lower 8 bits of starting point to mask in Horizontal
АЗ Н	HMSKR U	2 bits	Upper 2 bits of ending point to mask in Horizontal
A4 H	HMSKR_L	8 bits	Lower 8 bits of ending point to mask in Horizontal
A5 H	VMSKF_U	1 bits	Upper 1 bit of starting point to mask in Vertical
A7 H	VMSKF_L	8 bits	Lower 8 bits of starting point to mask in Vertical
A8 H	VMSKR_U	1 bits	Upper 1 bit of ending point to mask in Vertical
A9 H	VMSKR L	8 bits	Lower 8 bits of ending point to mask in Vertical

The option of White balance data equation SEL\_WBD 0 : Accumlated data / Image area 1 : Accumlated data / Number of data PEAK4\_8 The option to detect Peak level to control the exposure 6 0 : Accumlated data of 4 pixels 1: Accumlated data of 8 pixels The area in Horizontal to detect Peak level to control the exposure 5 РЕАНА Н 0 : OFF 1 : ON The area in Vertical to detect Peak level to control the exposure 4 PEAKA\_V 0 : OFF 1 : ON The area in Horizontal to detect Average level to control I WBA H 3 both the exposure and White balance 0 : OFF 1 : ON

The area in Vertical to detect Average level to control

1: ON

1 : ON

both the exposure and White balance

Horizontal Mask signal availability 0: OFF

Vertival Mask signal availability 0: OFF

0 : OFF 1 : ON



# 6-5-3. Internal coefficient for Color signal processing

ADDRESS	LABEL	Data range	CONTENTS	
11 H	CSP_R1	8 bits	Coefficient to extract Red color component	
12 H	CSP_B1	8 bits	Coefficient to extract Blue color component	
13 H	CSP_R2	7 bits	Coefficient to tune the base level of Red signal	
14 H	CSP_B2	7 bits	Coefficient to tune the base level of Blue signal	
15 H	CB_R1	6 bits	Coefficient of the black balance of Red signal	
16 H	CB_R2	8 bits	(15H) MSB:sign, other 5bits:upper 5bits of coefficient	
			(16H) lower 8bits of coefficient	
17 H	CB_B1	6 bits	Coefficient of the black balance of Blue signal	
18 H	CB_B2	8 bits	(17H) MSB:sign, other 5bits:upper 5bits of coefficient	
			(18H) lower 8bits of coefficient	
19 H	WB_R1	1 bit	Upper coefficient to make White balance of Red signal	
1A H	WB_R2	8 bits	(19H) MSB of coefficient (1AH) lower 8bits	
1B H	WB_B1	1 bit	Upper coefficient to make White balance of Blue signal	
1C H	WB_B2	8 bits	(1BH) MSB of coefficient (1CH) lower 8bits	
1D H	MAT_R-Y	6 bits	Coefficient of R-Y matrix (MSB) sign bit	
1E H	MAT_B-Y	6 bits	Coefficient of B-Y matrix (MSB) sign bit	
1F H	GA_R-Y	6 bits	Coefficient of R-Y gain	
20 Н	GA_B-Y	6 bits	Coefficient of B-Y gain	
21 H	ENC_MO	1 bit	Encorder mode select ( See other page in detail )	
22 H	BAS_R-Y	8 bits	Coefficient of color burst level at R-Y (MSB) sign bit	
23 H	BAS_B-Y	8 bits	Coefficient of color burst level at B-Y (MSB) sign bit	
24 H	WBA_IP	8 bits	Positive range of white color signal at I-axis	
25 H	WBA_IM	8 bits	Negative range of white color signal at I-axis	
26 H	WBA_QP	8 bits	Positive range of white color signal at Q-axis	
27 H	WBA_QM	8 bits	Negative range of white color signal at Q-axis	
28 H	WBA_SEL	2 bits	Option of color signal type I/Q or R-Y/B-Y	
29 H	WB_HCL	8 bits	Limitter of AWB function at higher Luminance level	
2A H	WB_LCL	8 bits	Limitter of AWB function at lower Luminance level	
2B H	CKI_HCL	8 bits	Color suppression point at higher Luminance level	
2C H	CKI_LCL	8 bits	Color suppression point at lower Luminance level	
2D H	CKI_HLGA	8 bits	Luminance level to suppress color signal	
			Upper 4 bits : higher Luminance level	
			Lower 4 bits : lower Luminance level	



ADDRESS	LABEL	Data range	CONTENTS		
2E H	CKI HLTI	6 bits	Luminance signal position to suppress color signal		
2F H	CKI_HECL	8 bits	Horizontal aperture level to suppress color signal		
30 H	CKI_VECL	8 bits	Vertical aperture level to suppress color signal		
31 H	CKI_EGA	8 bits	Aperture level to suppress color signal		
			Upper 4 bits : Vertical aperture level		
			Lower 4 bits : Horizontal aperture level		
32 H	CKI_ETI	8 bits	Color suppress mode ( See other page in detail )		
33 H	CKI_LEV	8 bits	Level to suppress color signal		
34 H	NSUP_R-Y	8 bits	Coring level of R-Y signal		
35 H	NSUP_B-Y	8 bits	Coring level of B-Y signal		
36 H	C-ETC	2 bits	Color signal mode ( See other page in detail )		
37 H	YL_SFT1	2 bits	Base level of YL signal		
38 Н	YL_SFT2	8 bits	(37H) Upper 2bits of coefficient		
			(38H) lower 8bits of coefficient		
39 H	YL_AMP	8 bits	YL signal level to make R-Y and B-Y		
40 H	CGAM-A1	8 bits	1st input range of Color Gamma correction		
41 H	CGAM-A2	8 bits	2nd input range of Color Gamma correction		
42 H	CGAM-A3	8 bits	3rd input range of Color Gamma correction		
43 H	CGAM-A4	8 bits	4th input range of Color Gamma correction		
44 H	CGAM-A5	8 bits	5th input range of Color Gamma correction		
45 H	CGAM-A6	8 bits	6th input range of Color Gamma correction		
46 H	CGAM-A7	8 bits	7th input range of Color Gamma correction		
47 H	CGAM-A8	8 bits	8th input range of Color Gamma correction		
48 H	CGAM-A9	8 bits	9th input range of Color Gamma correction		
49 H	CGAM-P1	8 bits	Offset of 1st straight line at Color Gamma correction		
4A H	CGAM-P2	8 bits	Offset of 2nd straight line at Color Gamma correction		
4B H	CGAM-P3	8 bits	Offset of 3rd straight line at Color Gamma correction		
4C H	CGAM-P4	8 bits	Offset of 4th straight line at Color Gamma correction		
4D H	CGAM-P5	8 bits	Offset of 5th straight line at Color Gamma correction		
4E H	CGAM-P6	8 bits	Offset of 6th straight line at Color Gamma correction		
4F H	CGAM-P7	8 bits	Offset of 7th straight line at Color Gamma correction		
50 H	CGAM-P8	8 bits	Offset of 8th straight line at Color Gamma correction		
51 H	CGAM-P9	8 bits	Offset of 9th straight line at Color Gamma correction		
52 H	CGAM-P10	8 bits	Offset of 10th straight line at Color Gamma correction		
53 H	CGAM-F	1 bit	Polarity of Color Gamma correction 0:+, 1:-		
54 H	CGAM-S1	8 bits	Slope of 1st straight line at Color Gamma correction		



ADDRESS	LABEL	Data range	CONTENTS
55 H	CGAM-S2	8 bits	Slope of 2nd straight line at Color Gamma correction
56 H	CGAM-S3	8 bits	Slope of 3rd straight line at Color Gamma correction
57 H	CGAM-S4	8 bits	Slope of 4th straight line at Color Gamma correction
58 H	CGAM-S5	8 bits	Slope of 5th straight line at Color Gamma correction
59 H	CGAM-S6	8 bits	Slope of 6th straight line at Color Gamma correction
5A H	CGAM-S7	8 bits	Slope of 7th straight line at Color Gamma correction
5B H	CGAM-S8	8 bits	Slope of 8th straight line at Color Gamma correction
5C H	CGAM-S9	8 bits	Slope of 9th straight line at Color Gamma correction
5D H	CGAM-S10	8 bits	Slope of 10th straight line at Color Gamma correction

# 6-5-4. Internal coefficient for Luminance signal processing

ADDRESS	LABEL	Data range	CONTENTS
60 H	SETUP	6 bits	Set up level of Luminance signal
61 H	APT_HGA	5 bits	Horizontal aperture gain
62 H	APT_HCL_	7 bits	Coring level of Horizontal aperture signal
63 H	APT_VGA	5 bits	Vertical aperture gain
64 H	APT_VCL	7 bits	Coring level of Vertical aperture signal
65 H			Not used
66 H	VARI MASK	4 bits	Position to erase color signal by Luminance mask signal
67 H	VARI_Y	5 bits	Position of Luminance signal ( See other in detail )
68 H	HVARI	2 bits	Position of Horizontal aperture signal
69 H	Y_NE	4 bits	Luminance signal mode ( See other page in detail )
6A H	Y_NESFT	8 bits	Base level of Luminance signal
6B H	Y_NEAMP	8 bits	Luminance signal level
6C H	MASK_NE	8 bits	Masking level of Luminance signal
6D H			Not used
6E H			Not used
6F H			Not used
70 H	CGAM-A1	8 bits	1st input range of Color Gamma correction
71 H	CGAM-A2	8 bits	2nd input range of Color Gamma correction
72 H	CGAM-A3	8 bits	3rd input range of Color Gamma correction
73 H	CGAM-A4	8 bits	4th input range of Color Gamma correction
74 H	CGAM-A5	8 bits	5th input range of Color Gamma correction
75 H	CGAM-A6	8 bits	6th input range of Color Gamma correction
76 H	CGAM-A7	8 bits	7th input range of Color Gamma correction



ADDRESS	LABEL	Data range	CONTENTS
77 H	CGAM-A8	8 bits	8th input range of Color Gamma correction
78 H	CGAM-A9	8 bits	9th input range of Color Gamma correction
79 H	CGAM-P1	8 bits	Offset of 1st straight line at Color Gamma correction
7A H	CGAM-P2	8 bits	Offset of 2nd straight line at Color Gamma correction
7B H	CGAM-P3	8 bits	Offset of 3rd straight line at Color Gamma correction
7C H	CGAM-P4	8 bits	Offset of 4th straight line at Color Gamma correction
7D H	CGAM-P5	8 bits	Offset of 5th straight line at Color Gamma correction
7E H	CGAM-P6	8 bits	Offset of 6th straight line at Color Gamma correction
7F H	CGAM-P7	8 bits	Offset of 7th straight line at Color Gamma correction
80 H	CGAM-P8	8 bits	Offset of 8th straight line at Color Gamma correction
81 H	CGAM-P9	8 bits	Offset of 9th straight line at Color Gamma correction
82 H	CGAM-P10	8 bits	Offset of 10th straight line at Color Gamma correction
83 H	CGAM-F	1 bit	Polarity of Color Gamma correction 0:+, 1:-
84 H	CGAM-S1	8 bits	Slope of 1st straight line at Color Gamma correction
85 H	CGAM-S2	8 bits	Slope of 2nd straight line at Color Gamma correction
86 H	CGAM-S3	8 bits	Slope of 3rd straight line at Color Gamma correction
87 H	CGAM-S4	8 bits	Slope of 4th straight line at Color Gamma correction
88 H	CGAM-S5	8 bits	Slope of 5th straight line at Color Gamma correction
89 H	CGAM-S6	8 bits	Slope of 6th straight line at Color Gamma correction
8A H	CGAM-S7	8 bits	Slope of 7th straight line at Color Gamma correction
8B H	CGAM-S8	8 bits	Slope of 8th straight line at Color Gamma correction
8C H	CGAM-S9	8 bits	Slope of 9th straight line at Color Gamma correction
8D H	CGAM-S10	8 bits	Slope of 10th straight line at Color Gamma correction
8E H			Not used
8F H			Not used

# 6-6. Output data

6-6-1. Output data table

ADDRESS	LABEL	Data range	CONTENTS
00 ∼ 07 H	IRIS-1-1∼8	8 bits	Average data to control the exposure
08 ∼ 0F H	IRIS-2-1~8	8 bits	Average data to control the exposure
10 ∼ 17 H	IRIS-3-1~8	8 bits	Average data to control the exposure
18 ∼ 1F H	IRIS-4-1~8	8 bits	Average data to control the exposure
20 ∼ 27 H	IRIS-5-1~8	8 bits	Average data to control the exposure
28 ~ 2F H	IRIS-6-1~8	8 bits	Average data to control the exposure
30 ∼ 37 H	IRIS-7-1∼8	8 bits	Average data to control the exposure



ADDRESS	LABEL	Data range	CONTENTS
38 ∼ 3F H	IRIS-8-1∼8	8 bits	Average data to control the exposure
40 ~ 43 H	A₩BI-1-1~4	8 bits	Average data of I/R-Y axis
44 ~ 47 H	A₩BI-2-1~4	8 bits	to control Auto white balance
48 ~ 4B H	A₩BI-3-1~4	8 bits	Average data of Q/B-Y axis
$4C \sim 4F H$	A₩BI-4-1~4	8 bits	to control Auto white balance
50 ∼ 53 H	A₩BQ-1-1~4	8 bits	Average data of I/R-Y axis
54 ∼ 57 H	A₩BQ-2-1~4	8 bits	to control Auto white balance
58 ∼ 5B H	AWBQ-3-1~4	8 bits	Average data of Q/B-Y axis
5C ∼ 5F H	A₩BQ-4-1~4	8 bits	to control Auto white balance
60 H	H_PEAK	8 bits	Maximium of Luminance signal out of 64 blocks
61 H	L_PEAK	8 bits	Minimum of Luminance signal out of 64 blocks
62 H	OB_DATA	8 bits	Average data of Optical pixels
63 Н	C1_OB_R	8 bits	Average data of Optical pixels for Mg+Ye
64 H	C3_0B_B	8 bits	Average data of Optical pixels for Mg+Cy

## 6-6-2. Position of each output on image screen

(1) Luminance signal data to control the exposure

Left-Top side of Image

	top Stae	or image					
IRIS-1-1	IRIS-1-2	IRIS-1-3	IRIS-1-4	IRIS-1-5	IRIS-1-6	IRIS-1-7	IRIS-1-8
IRIS-2-1	IRIS-2-2	IRIS-2-3	IRIS-2-4	IRIS-2-5	IRIS-2-6	IRIS-2-7	IRIS-2-8
IRIS-3-1	IRIS-3-2	IRIS-3-3	IRIS-3-4	IRIS-3-5	IRIS-3-6	IRIS-3-7	IRIS-3-8
IRIS-4-1	IRIS-4-2	IRIS-4-3	IRIS-4-4	IRIS-4-5	IRIS-4-6	IRIS-4-7	IRIS-4-8
IRIS-5-1	IRIS-5-2	IRIS-5-3	IRIS-5-4	IRIS-5-5	IRIS-5-6	IRIS-5-7	IRIS-5-8
IRIS-6-1	IRIS-6-2	IRIS-6-3	IRIS-6-4	IRIS-6-5	IRIS-6-6	IRIS-6-7	IRIS-6-8
IRIS-7-1	IRIS-7-2	IRIS-7-3	IRIS-7-4	IRIS-7-5	IRIS-7-6	IRIS-7-7	IRIS-7-8
IRIS-8-1	IRIS-8-2	IRIS-8-3	IRIS-8-4	IRIS-8-5	IRIS-8-6	IRIS-8-7	IRIS-8-8

(2) Color signal data to control Auto white balance

Left-Top side of Image

AWBI/AWBQ-1-1	AWBI/AWBQ-1-2	AWBI/AWBQ-1-2	AWBI/AWBQ-1-2
AWBI/AWBQ-2-1	AWBI/AWBQ-2-2	AWBI/AWBQ-2-2	AWBI/AWBQ-2-2
AWBI/AWBQ-3-1	AWBI/AWBQ-3-2	AWBI/AWBQ-3-2	AWBI/AWBQ-3-2
AWBI/AWBQ-4-1	AWBI/AWBQ-4-2	AWBI/AWBQ-4-2	AWBI/AWBQ-4-2

Either I or R-Y is selectable by ADR. 28 H.

Either Q or B-Y is selectable by ADR. 28 H.



#### 7 Package and packing specification

1. Package Outline Specification


Refer to drawing, No. AA1058

#### 2. Markings

2-1. Marking contents

(1) Product name : LR38266(2) Company name : SHARP

(3) Date code



(4) The marking of "JAPAN" indicates the country of origin.

2-2. Marking layout

Refer to drawing No.AA1058

(This layout does not define the dimensions of marking character and marking position.)

3. Packing Specification (Dry packing for surface mount packages)

Dry packing is used for the purpose of maintaining IC quality after mounting packages on the PCB (Printed Circuit Board).

When the epoxy resin which is used for plastic packages is stored at high humidity, it may absorb 0.15% or more of its weight in moisture. If the surface mount type package for a relatively large chip absorbs a large amount of moisture between the epoxy resin and insert material (e.g. chip, lead frame) this moisture may suddenly vaporize into steam when the entire package is heated during the soldering process (e.g. VPS). This causes expansion and results in separation between the resin and insert material, and sometimes cracking of the package. This dry packing is designed to prevent the above problem from occurring in surface mount packages.

3-1. Packing Materials

Material Name	Material Specificaiton	Purpose
Tray	Conductive plastic (60devices/tray)	Fixing of device
Upper cover tray	Conductive plastic (ltray/case)	Fixing of device
Laminated aluminum bag	Aluminum polyethylene (1bag/case)	Drying of device
Des iccant	Silica gel	Drying of device
P P band	Polypropylene (3pcs/case)	Fixing of tray
Inner case		Packaging of device
Label	Paper	Indicates part number, quantity
		and date of manufacture
Outer case	Card board	Outer packing of tray

(Devices shall be placed into a tray in the same direction.)



- 3-2. Outline dimension of tray Refer to attached drawing.
- 4. Storage and Opening of Dry Packing
  - 4-1. Store under conditions shown below before opening the dry packing

(1) Temperature range : 5~40°C

(2) Humidity : 80% RH or less

- 4-2. Notes on opening the dry packing
  - (1) Before opening the dry packing, prepare a working table which is grounded against ESD and use a grounding strap.
  - (2) The tray has been treated to be conductive or anti-static. If the device is transferred to another tray, use a equivalent tray.
- 4-3. Storage after opening the dry packing

Perform the following to prevent absorption of moisture after opening.

- (1) After opening the dry packing, store the ICs in an environment with a temperature of  $5\sim25^{\circ}$ C and a relative humidity of 60% or less and mount ICs within 4 days after opening dry packing.
- (2) To re-store the ICs for an extended period of time within 4 days after opening the dry packing, use a dry box or re-seal the ICs in the dry packing with desiccant (whoes indicater is blue), and store in an environment with a temperature of  $5\sim40^{\circ}\text{C}$  and a relative humidity of 80% or less, and mount ICs within 2 weeks.
- (3) Total period of storage after first opening and re-opening is within 4 days, and store the ICs in the same environment as section 4-3.(1).

> $X_1 + X_2$ : within 4 days Y: within 2 weeks

- 4-4. Baking (drying) before mounting
  - (1) Baking is necessary
    - (A) If the humidity indicator in the desiccant becomes pink
    - (B) If the procedure in section 4-3 could not be performed
  - (2) Recommended baking conditions

If the above conditions (A) and (B) are applicable, bake it before mounting. The recommended conditions are  $16\sim24$  hours at  $120^{\circ}$ C. Heat resistance tray is used for shipping tray.

near resistance tray is used to

(3) Storage after baking After baking ICs, store the ICs in the same environment as section 4-3.(1).



5. Surface Mount Conditions

Please perform the following conditions when mounting ICs not to deteriorate IC quality.

5-1. Soldering conditions (The following conditions are valid only for one time soldering.)

Mounting Method	Temperature and Duration	Measurement Point
Reflow soldering	Peak temperature of 230°C or less,	IC package
(air)	duration of less than 15 seconds.	surface
	200℃ or over, duration of less than 40 seconds.	
	Temperature increase rate of $1\sim4$ °C/second.	
Vapor phase	215℃ or less, duration of less	Steam
soldering	than 40 seconds above 200°C	
Manual soldering	260°C or less, duration of less	IC outer
(soldering iron)	than 10 seconds	lead surface

5-2. Conditions for removal of residual flux

(1) Ultrasonic washing power(2) Washing time25 Watts/liter or lessTotal 1 minute maximum

(3) Solvent temperature : 15~40℃



