SPEC No. | EL071064 I S S U E: FEB. 01. 1995

T	0	:	 	

SPECIFICATIONS

Product Type: Auto White Balance Control IC for DSP System

Model No.: LR38262

* This specifications contains 17 pages including the cover and appendix.

If you have any objections, please contact us before issuing purchasing order.

CUSTOMERS ACCEPTANCE

DATE:

BY:

PRESENTED

BY: JULY

Dept.General Manager

REVIEWED BY:

PREPARED BY:

S. Yoshileana J. Masul

Engineering Dept. 3
IC Development Center
Integrated Circuits Group
SHARP CORPORATION

1. GENERAL

This is a CMOS IC that was developed to control Iris, Focus and White Balance by connecting the DSP IC and the control microprocessor.

1-1. FEATURES

- The package material is plastic.
- A p-type silicon circuit board is used.
- The package type is 100-pin flat package.
- The process(structure) is CMOS.
- Not designed or rated as radiation hardened.

1-2. FUNCTIONS

- \bullet Designed for CCD area-sensor with 270,000 or 320,000 pixels and 410,000 or 470,000 pixels.
- · Compatible with both NTSC and PAL systems by switching.
- AWB control range: 3000°K~7000°K.
- IRIS control by the screen is devided into 6 regions.
- Built in AF function.

2. PIN ASSIGNMENT

2-1. PIN ASSIGNMENT

Pin No.	I/0	Signal name	Pin No.	I/0	Signal name
1	Ō	CK2	51	ICU	WGTONN
2	ΙC	CK2IN	52	ICU	WGATSL
3	I C	T A 0	53	ICU	WGTSW0
4	ΙC	T A 1	54	ICU	WGTSW1
5	I C	T A 2	55	ICU	HDLY0
6	ΙC	T A 3	56	ICU	HDLY1
7	ΙC	T A 4	57	ICU	HDLY2 HDLY3
8	ΙC	T A 5	58	ICU	
9	I C	T A 6	59	ICU	HDLY4
10	I C	T A 7	60	I C	T M 4
11	I C	T A 8	61	I C	T M 3
12	I C	T A 9	62	I C	T M 2
13	I C	CLR	63	ICU	NTSCN
14		VDD	64	ICU	AENEE
15		GND	65	_	GND
16	ICU	DATASW	66	0	T B 9
17	I C	T M 0	67	0	T B 8
18	I C	T M 1	68	0	T B 7
19	ICU	IQPSW	69	0	T B 6
20	ICU	IQGSW	70	0	T B 5
21	ICU	IQN	$\frac{71}{70}$	0	T B 4 T B 3 T B 2 T B 1
22	ICU	WBSW1	72	0	T B 3
23	ICU	WBSW0	73	0	T B 2
24	ICU	AFSW1	74	0	
25	ICU	AFSW0	75	0	T B O
26	ICU	FILLN	76	0	CK4
27	ICU	VDS3N	77	IC	CK4IN
28	0	VDFN	78	ICU	AEYSW
29	0	VD3N	79	I C I C	Y 0
30	0	VD1N	80	1 0	Y 1
31	I C	ADRS 0	81	I C I C	Y 2 Y 3
32	I C	ADRS1	82 83	I C	Y 4
33	I C	ADRS2 ADRS3	84	I C	Y 5
34	I C I C		85	I C	Y 6
35	I C I C	ADRS4 ADRS5	86	İC	Y 7
36 37	i C	ADRS 6	87	I C	Y 8
38	I C	ADRS 7	88	I C	Y 9
39		VDD	89		VDD
40		GND	90		GND
41	IOC	DATAO	91	ΙC	FCKIN
42	ĪŌĊ	DATAI	92	ICU	FCKPH
43	1 0 C	DATA2	93	ICU	RESOLN
44	IOC	DATA3	94	I C	I D
45	ĪŌC	DATA4	95	ΙC	RB0
46	ĪŎĊ	DATA5	96	I C	RB1
47	ĪÕĈ	DATA6	97	ĪĈ	RB2
48	ÎŌĈ	DATA7	98	ĪČ	R B 2 R B 3
49	IC	LCK	99	I C	HDN
50	0	TMNG	100	ΙC	VDN
1 00	<u> </u>				


I C: Input pin. (CMOS level)
ICU: Input pin. (CMOS level with pull-up resister)
0 : Output pin.
IOC: Input or output pin. (CMOS level)

2-2. PIN DIAGRAM

TTTTTTTTTTGANTTTHHHHHWWWW
BBBBBBBBBBBRETMMMDDDDDGGGG
0123456789DNS234LLLLLTTAT
EC YYYYYSSTO
EN 43210WWSN
10LN

75747372717069686766656463626160595857565554535251 50 T M N G 49 L C K C K 4 CK4IN 48DATA7 AEYSW 47DATA6 Y 0 Y 1 Y 2 Y 3 Y 4 Y 5 Y 6 Y 7 Y 8 46DATA5 4DATA3 3DATA2 2DATA1 41DATA 0 40G N D 39 V D D 38 A D R S 7 Y 9 37ADRS6 V D D 36 A D R S 5 GND 35 ADRS 4 FCKIN 91 FCKPH 92 RESOLN93 34ADRS3 33 A D R S 2 32ADRS1 I D 31ADRS0 **RBO** $\overline{30}$ VD1N RB1 29V D 3 N RB2 28 V D F N **RB3** 27 V D S 3 N 26 F I L L N HDN VDN

1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 5 C C T T T T T T T T T T C V G D T T I I I WW A A K K A A A A A A A A A A A L D N A MMQQQBBFF 2 2 0 1 2 3 4 5 6 7 8 9 R D D T 0 1 P G N S S S S I A S S WWWW N S WW 1 0 1 0 W



4. PIN DESCRIPTION 4-1. PIN DESCRIPTION


No.	Signal name	I/0	Polarity	Description
1	CK2	0	M.	A Clock output(2.3MHz). To be connected to the CK2IN.
2	CK2IN	I C	M	A Clock input.
3	TAO	I C	_	7
4	TA1	ΙC	_	
5	TA2	ΙC	_	
6	TA3	I C	_	
7	TA4	I C	_	
8	TA5	I C	_	A test pin. Set to L level.
9	TA6	ΙC	_	
10	TA7	I C	_	
11	TA8	I C	_	
12	TA9	I C	_	
13	CLR	I C	_	
14	VDD	-	_	Supply +3.3V power.
15	GND	_	-	A grounding pin.
16	DATASW	ICU	_	An input pin to change the setting way of the mode.
:				H:Set by micro computer.
			~ ~	L:Set by IC terminal.
17	TMO	I C	_	A test pin.
18	TM1	I C		Set to L level.
19	IQPSW	ICU	-	An input pin to control the limit for the WB.
				For detail, see 4-2.
20	IQGSW	ICU	_	An input pin to control the gate for the WB.
				For detail, see 4-2.
21	IQN	ICU		An input pin to change the data for the white balance.
				H:R-Y/B-Y L:I/Q
22	WBSW1	ICU		An input pin to select the view angle for the white
23	WBSW0	ICU		balance. For detail, see 4-2.
24	AFSW1	. ICU	· -	An input pin to select the view angle for the auto
25	AFSW0	ICU		focus. For detail, see 4-2.
26	FILLN	ICU	-	An input pin to change the filter for the auto focus
				by FCKIN frequency. H: 14.3MHz L: 9.5MHz
27	VDS3N	ICU	-	An input pin to change the field number that accumu-
				late the video signal data to control the auto focus.
	IID DV			H:1 field L:3 fileds
28	VDFN	0	L (An output pulse to accumulate the video signal for
	VDON			the auto focus.
29	VD3N	0		1/3 dividing signal output of the vertical drive
20	VD1N			pulse. Inverting signal of the Vertival drive pulse (VD)
30	VD1N	0 I C	<u></u>	Inverting signal of the Vertival drive pulse (VD). ¬ Address bus. Connect these pins with same pins of
31	ADRS0	IC	X X	the micro-computer.
32	ADRS1	IC	$\frac{\lambda}{X}$	the micro-computer.
33	ADRS2	10		

No.	Signal name	I/0	Polarity	Description
34	ADRS3	I C	Χ	٦
35	ADRS4	I C	X	Address bus. To be connected with the same pin of
36	ADRS5	I C		the micro-computer.
37	ADRS6	I C	X X	
38	ADRS7	I C	X	<u> </u>
39	VDD			Supply +3.3V power.
40	GND		-	A Grounding pin.
41	DATA0	IOC	X	7
-	DATA1	IOC	X	
	DATA2	IOC		
	DATA3	IOC	X	Data bus. Connect these pins with same pins of the
	DATA4	IOC	X X X	micro-computer
-	DATA5	IOC	$\frac{\chi}{\chi}$	mioro comparer
	DATA6	IOC	X	
	DATA7	IOC	$\frac{\lambda}{\chi}$	
	LCK	I C		A clock to latch the data. For detail, see 4-2.
				The state of the s
50	TMNG	0		A timing signal. For detail, see 4-2.
51	WGTONN	ICU		An input pin to ON/OFF the AE control.
52	WGATSL	ICU	_	An input pin to change the view angle for the AE
				control. For detail, see 4-2.
53	WGTSW0	ICU		An input pin to change the coefficient for the AE
54	WGTSW1	ICU		control. For detail, see 4-2.
55	HDLY0	ICU]
	HDLY1	ICU		Adjust the delay time of R-Y/B-Y signal to Y signal.
57	HDLY2	ICU		For detail, see 4-2.
	HDLY3	ICU		
	HDLY4	ICU		
	TM4	I C		7
	TM3	I C		A test pin. Set to L level.
	TM2	I C		
63	NTSCN	ICU	-	An input pin to select the TV format.
				H:PAL L:NTSC
64	AENEE	ICU	_	An input pin to control the NEE characteristic of AE
				signal.
65	GND	-	_	Grounding pin.
66	TB9	0	_	٦
67	TB8	0		
	TB7	0	_	
69	TB6	0	-	
70	TB5	0	_	A test pin. Set to L level.
	TB4	0		1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
72	TB3	0		
73	TB2	0		
74	TB1	0		
75	TB0	0	_	
				

No.	Signal name	I/0	Polarity	Description				
76	CK4	0	M	An output pin to observe the inside clock.				
77	CK4IN	I C	M	A pin to input the CK4. To be connected the CK4.				
78	AEYSW	ICU	_	An input pin to select the effective range of YO-Y9.				
				H:Select Y0-Y7. If Y8 and Y9 are H level, the data				
				of Y0-Y7 is "FF".				
				L:Select Y1-Y8. If Y9 is H level, the data of Y1-				
				Y8 is "FF".				
79	Y0	I C	-	7				
80	Y1	I C						
81	Y2	I C						
82	Y3	I C		An input pin to control the AE.				
83	Y4	IC		Connected these pins with same pins of the DSP IC.				
84	Y5	I C	-					
85	<u>Y6</u>	I C						
86	Y7	IC						
87	Y8	IC						
88	<u>Y9</u>	I C						
89	VDD	-		Supply +3.3V power .				
90	GND	- T 0	0000	Grounding pin.				
91	FCKIN	I C		An input pin for reference clock.				
i i				FCKIN: 14. 3MHz (When the FILLN is H level)				
				FCKIN: 9.5MHz (When the FILLN is L level)				
92	FCKPH	ICU	_	An input pin to select the phase of FCKIN pulse.				
				H:Latch the data with the rising-edge of the FCKIN.				
				L:Latch the data with the falling-edge of the FCKIN.				
93	RESOLN	ICU		An input pin to select the kind of CCD.				
				H:410K/470K pixels CCD.				
		T 0		L:270K/320K pixels CCD.				
94	ID	IC	Γ_	An input pulse to distinguish R-Y and B-Y.				
L	DDO	T C	ΠÜ	H:Select the B-Y. L:Select the R-Y.				
	RBO	IC		R-Y/B-Y signal input. Connect these pins with same				
96	RB1	IC	M nn	pins of the DSP IC.				
97	RB2	IC	M nn	priis of the por IC.				
98	RB3	IC	<u>M</u>	A sin to input the horizontal nulco				
99	HDN	IC		A pin to input the horizontal pulse.				
100	VDN	I C		A pin to input the vertical pulse.				

4-2. EXPLANATION OF FUNCTIONS


(1) Selection of the view angle for the WB control



Pin No.	Signal	Signal Level				
22	WBSW1	L	L	Н	Н	
23	WBSW0	L	Н	L	H	
Selection	Selection view angle			3	4	


: Effective area

(2) Limitter and Data gate control for the WB.



Pin No.	Signal		Signal	Level	
19	IQPS\(\mathbf{V}\)	L	X	Н	X
20	IQGS\(\mathbf{W}\)	X	L	X	Н
Limi	tter	ON	-	OFF	
Gate tra	ansaction	_	Do not	-	Do

(3) Interface Specification



• Read/Write of Data

It is possible to read/write some controls data to AWB IC from microcomputer. For details, show the relation of ADRSO~7 and DATAOH7.

ADRS0~7	R/W	Contents
80~81	R	I data for AWB control
90~91	R	Q data for AWB control
F0	W	IO data for AWB control
F1	W	Il data for AWB control
F2	W	I2 data for AWB control
F3	W	I3 data for AWB control
F4	W	QO data for AWB control
F5	W	Q1 data for AWB control
F6	W	Q2 data for AWB control
F7	W	Q3 data for AWB control
F8	W	Translation coeffcient of IQ for AWB control
FA	W	Bit7 6 5 4 3 2 1 0
		IQN IQGSW IQPSW WBSW1 WBSW0

O Read timing

It is possible to read the data by output the data on ADRS0 \sim 7 lines.

Write timing

When the $\overline{\text{VDIN}}$ signal is L level, it is possible to write by output the data on ADRSO~7 and DATAO~7 line. It is written with the rising edge of the LCK pulse.

5. ELECTRICAL CHARACTERISTICS

5-1. ABSOLUTE MAXIMUM RATING

Parameter	Symbol		Rating	Unit
Supply voltage	V _{DD}	-0.3	~ 6.0	V
Input voltage	V ı	-0.3	$\sim V_{DD} + 0.3$	V
Output voltage	V o	-0.3	$\sim V_{DD} + 0.3$	V
Operation temperature	Торг	-10	~ +70	°C
Storage temperature	Tstg	- 55	~ +150	°C

5-2. ELECTRICAL CHARACTERISTICS

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	V DD	3. 0	3. 3	3. 6	V
Operation temperature	Topr	-10		+70	ొ

5-3. DC CHARACTERISTICS

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit	Note
Input "H" voltage	VIH		VDDX0.7			V	
Input "L" voltage	VIL				V _{DD} x 0. 3	V	
Input "H" current	IIH	$V_I = V_{DD}$			1.0	μΑ	1
Input "L" current	IIII	$V_{I} = 0V$			1.0	μΑ	2
Input "L" current	I IL2	$V_{I} = 0V$	1.5		30.0	μΑ	3
Output "H" voltage	V _{OH}	$I_{OH} = -0.8 \text{mA}$	2.0			V	
Output "L" voltage	VoL	$I_{OL} = 1.6 \text{mA}$			0.4	V	4

Note 1: Applied to Input(IC, ICU) and Input/Output(IOC).

(when the mode is input mode)


Note 2: Applied to Input(IC) and Input/Output(IOC).


(when the mode is input mode)

Note 3: Applied to Input(ICU).

Note 4: Applied to Output(0) and Input/Output(IOC).

(when the mode is output mode)





CCD sensor imaging area sensor pattern recognition timing generator vertical driver white balance