	No. 2326	<h1>LM88PG99A</h1>

N Channel E/D MOS LSI EPROM-mountable
8-bit microcomputer for evaluating
the LM8800 series microcomputers

1. Overview

The LM88PG99A is an EPROM-mountable single-chip 8-bit microcomputer, and can be used to develop and evaluate programs for the LM8800 series microcomputers.

Evaluation using an application program for a target microcomputer

The LM88PG99A will be able to have the same functions as these of the LM8800 series microcomputers by mounting EPROM 2732 or 2764, which enables the evaluation of a user application product before the user program is masked in the ROM by the mask options.

Program development

The LM88PG99A can be used to execute, stop and correct programs by combining it with the program debugging unit (EVA-410C) and the target board (TB88PG).

2. Characteristics

(1) Evaluation capabilities for input/output option functions

Input/output option functions can be selected by using data in the program ROM (On the LM8854, LM8804 and LM8802, input/output options can be selected by mask options).

(2) The mountable EPROMs are 2732, 2732A and 2764.

(3) Shrink type 64-pin configuration compatible with the LM8854 pin configuration.

(4) Memory capacity selectable

The memory capacity can be selected by setting external pins for evaluating the LM8854, LM8804 or LM8802 microcomputer. The program of 4K bytes or more can be evaluated.

(5) Program developing and evaluating functions

The LM88PG99A microcomputer allows programs to be executed and stopped if used together with the program debugging unit EVA-410C.

This microcomputer has the 28-pin socket on the package surface, which is used to mount the program EPROM. It also has the 14-pin socket used for controlling program execution. And the LM88PG99A microcomputer has the shrink type 64-pin configuration at the bottom, which is compatible with the LM8854 microcomputer.

When evaluating the LM8804 and LM8802 microcomputers, use the pin conversion board (SK8804S) with the LM88PG99A microcomputer. With this board, the LM88PG99A microcomputer could have the shrink type 42-pin configuration which is compatible with the LM8804 and LM8802 microcomputers.

Notes on use

The following points should be taken into consideration when you use the LM88PG99A microcomputer. This microcomputer is designed for special use. In other words, the LM88PG99A is designed exclusively to develop and evaluate programs for the LM8800 series microcomputers.




- (1) The LM88PG99A microcomputer has different operating conditions from those of any production chip including a masked ROM. Especially, this microcomputer is adversely affected by high temperature and excessive humidity.
- (2) The electric characteristics do not include the representative values and limit values of any production masked-ROM chip. For strict evaluation of an application where a production masked-ROM chip is used, use recommended constants for the electric characteristics of a production masked-ROM chip.
- (3) Since the LM88PG99A microcomputer has different internal system configuration pattern from that of a production masked-ROM chip, keep the following in mind: (a) Initial values of RAM at the moment the power is first supplied (b) Static noise figures.

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced.
The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.

These specifications are subject to change without notice.

TOKYO SANYO ELECTRIC CO., LTD. SEMICONDUCTOR DIVISION
1-1-1, CHOMEI, MATSUDARA, CHUO-KU, TOKYO 104, JAPAN

LM88PG99A



3. Pin description				
Pin name	Number of pins	I/O	Functions	Remarks
VSS	1	—	Power source for other than the RAM. Power source for RAM	During the normal operation, the power must be supplied to the VDM pin. And when the signal level at the RES terminal changes from "L" to "H", the VDD voltage must be equal or greater than that of the VDM terminal.
VDD	1	—		
VDM	1	—		
X ₁	1	I, I/O	For external oscillation circuit or external clock circuit. For the ceramic resonator oscillation circuit. (Note 1)	(Note 2) Option
X ₂	1	O		
RES	1	I	Reset input (with Pull-up Tr)	
TEST	1	I	For testing the LSI inside (connected to VSS during the normal operation)	
TO	1	I	For the test 0 signal input or zero cross detection signal input. Also for the external interrupt 1 signal input.	Option
T1	1	I	For the test 1 signal input or counter signal input of timer 0	
INT0	1	I	For the external interrupt 0 signal input or test flag input	
P00 to P07	8	I/O (N, PP)	Used as port 0 or as bi-directional data buses. Goes to high impedance at the reset.	
P10 to P17	8	I/O (H, ODA)	Used as port 1. Goes to high impedance at the reset. Large current port.	
P20 to P27	8	I/O (H, N, OD, PU)	Used as port 2. Or P24 used as A0, P25 as S, P26 as R and P27 as W. The output signal level at the reset can be selected as the "H" or "L" by using the mask options.	Option
P30 to P37	8	I/O (H, N, OD, PU)	Used as port 3. Or P30 used as SIN (1), P31 as SOUT (0), P32 as SCLR (I/O), P33 as P10 (I/O) and P34 as INTT. The output signal level at the reset can be selected as the "H" or "L" by using the mask options.	Option
P40 to P47	8	I(H)	Used as port 4	
P50 to P57	8	O (OD, PU)	Used as port 5. The output signal level at the reset can be selected as the "H" or "L" by using the mask options.	Option
P60 to P65	8 (Total 64)	O (OD)	Used as port 6. The output signal level at the reset can be selected as the "H" or "L" by using the mask options.	Option
XCR	1	I(N)	Used to select an oscillation circuit. (Note 2) The ceramic resonator oscillation circuit is selected when this input circuit is left open-circuited.	Pull-down
TSLOW	1	I(N)	Used to select a divider circuit for a selected oscillation circuit. When this circuit is left open-circuited, the 1/1 divider circuit is selected. When the "H" level signal is input to this circuit, the 1/2 divider circuit is selected.	Pull-down
MC0 to MC1	2	I(N)	Used to select the capacities of the RAM and ROM.	Pull-down
STEP BREAK	2	I(N)	Used to specify the step and break functions for the program currently being executed.	Pull-down
CP3	1	O(PU)	For the internal system clock pulse output.	Pull-up
AC/PC RAPC	2	I(N)	Used to select the A0 to A12 output data. Normally left open during program execution.	Pull-down
D0 to D7	8	I(N)	Used to input instructions.	
A0 to A12	13	O(PU)	For PC output, or ACC or RAM address output.	Pull-up

(Note 1) Contact our sales personnel for more information on the crystal oscillation.

(Note 2) At present time, only the ceramic resonator oscillation is available.

(Note 3) The above options can be selected by inputting the 2-byte data information to the area between the (last address minus 1) address and the last address in the ROM.

4. How to specify options

As explained below, the input/output circuit formats for the LM8800 series microcomputers can be selected by using the mask option.

When you evaluate programs for the LM8800 series microcomputers using the LM88PG99A, you can select the same input/output format and function as those of a production chip by mounting an EPROM whose option select area contains option codes and setting external switches, respectively. The use of the external switches enables the selections of the OSC, divider ratio and memory capacity.

ROM area	Bit	Input data and selectable input/output circuit formats
(Last address minus 1)	7	Used for specifying the output format for P54 through P57. 1 for selecting PU (Pull-up). 0 for OD (Open drain).
	6	Used for specifying the output format for P50 through P53. 1 for selecting PU (Pull-up). 0 for OD (Open drain).
	5	Used for specifying the output format for P34 through P37. 1 for selecting PU (Pull-up). 0 for OD (Open drain).
	4	Used for specifying the output format for P30 through P33. 1 for selecting PU (Pull-up). 0 for OD (Open drain).
	3	Used for specifying the output format for P24 through P27. 1 for selecting PU (Pull-up). 0 for OD (Open drain).
	2	Used for specifying the output format for P20 through P23. 1 for selecting PU (Pull-up). 0 for OD (Open drain).
	1	Used for specifying the output signal level of P30 through P37 and P60 through P65 at the reset. 1 for selecting the H level signal. 0 for the L level signal.
	0	Used for specifying the output signal level of P20 through P27 and P50 through P57 at the reset. 1 for selecting the H level signal. 0 for the L level signal.
(Last address)	7	Not available yet. *Note 1
	6	Used for specifying a divider ratio (TSLOW) of the OSC. *Note 2. 1 for specifying the 1/2 SLOW. 0 for the 1/1 FAST.
	5	Used for specifying an OSC type. *Note 2. 1=*Reserved. 0 for specifying the CF oscillation.
	4	Used for specifying the zero cross detection circuit for the T0 input. 1 for specifying the internal circuit. 1 for specifying the internal circuit. 0 for nonuse of the internal circuit.
	3	Used for specifying the input format of P34 through P37. 1=H _L (High threshold input). 0=N (Normal input).
	2	Used for specifying the input format of P30 through P33. 1=H. 0=N.
	1	Used for specifying the input format of P24 through P27. 1=H. 0=N.
	0	Used for specifying the input format of P20 through P23. 1=H. 0=N.

The option specification area varies depending on each ROM size. For the LM8854, it is between address 0FFEh and 0FFFh.

When evaluating programs for the LM8800 series microcomputers using either the LM8899A or LM88PG99A, you can select the following option specification areas by setting the external switches for selecting the memory capacities: (1FFEh, 1FFFh) for the 8K-byte ROM. (0FFEh, 0FFFh) for the 4K-byte ROM. (7FEh, 7FFh) for the 2K-byte ROM.

*Reserved: For Type Nos. under development or future Type Nos.


*Note 1: Specify 0. The data of 0 is automatically set when the Sanyo assembler is used.

*Note 2: Use external switches when evaluating programs using the LM8899A or LM88PG99A. CF oscillation means the ceramic resonator oscillation.


LM88PG99A

[Input/output circuit format]


• Normal Input (N)




• High threshold (H)




• Pull-up output (PU)



• Push-pull output (PP)



• Open drain output (OD, ODA)



5. Notes on use

- (1) The LM88PG99A has the 28-pin socket for mounting either the 2732, 2732A or 2764 EPROM. Pins 1, 2, 27 and 28 should be open when the 2732 or 2732A EPROM is mounted on.
- (2) How to select the OSC, divider ratio and memory capacities.
The OSC, divider ratio and memory capacity can be selected by setting pins 1 through 4 on the 14-pin socket on the package surface as follows.
To select other options, input option data to the option specification area.

Function type	Pin no.	Pin name	Pin setting		Function mode		Option data	
OSC	1	XCR	OFF		CF oscillation		Bit 5 of the last address	0
			ON		RESERVED			—
Clock prescaler divider ratio	2	TSLOW	OFF		1/1		Bit 6 of the last address	0
			ON		1/2			1
Memory capacity selection	3	MC0	Pin setting		Memory capacity		Option data area	
			MC0	MC1	ROM	RAM		
			OFF	OFF	4KB	256B	FFE, FFFH	
			ON	OFF	8KB	256B	1FFE, 1FFFH	
			OFF	ON	2KB	128B	7FE, 7FFH	
			ON	ON	Reserved			

LM8854/04

LM8802

ON: +5V voltage supply. OFF: Open-circuited. Reserved: For the Type Nos. under development or future Type Nos.


*The 8K-byte ROM is selected only to debug programs (Use assembler LM8899 COM. In this case, the option specification area is between address 1FFEh and address 1FFFh).

Pins 14, 13, 12 and 11 of the 14-pin socket are connected with +5V pin. These pins can be used only to supply +5V voltage to pins 1, 2, 3 and 6 respectively. Note that these pins cannot be used for any other purpose.


Pins 5, 6, 7, 8, 9 and 10 of the 14-pin socket are used for program debugging when the TB88PG of the program debugging unit (EVA-410C) is used together with the LM88PG99A microcomputer. Otherwise, all these pins should be left open.

(3) EPROM power supply source

- Each EPROM normally consumes current of 50 to 100mA. When sufficient power cannot be supplied to an EPROM from an application product, an independent external power supply source can be used to operate the EPROM.
- At the shipment of the LM88PG99A, the +5V pin and the V_{DD} pin are connected. This means, the power is supplied to an EPROM from the pin 16 (V_{DD}) which is used for supplying the power to the LM8899.



- Of the power supply pads on the package surface, the +5V pad is used to supply power to an EPROM.



(4) Evaluation of programs for the LM8804/02 microcomputer

The LM8804/02 microcomputer has 42 pins. Therefore, the pin conversion board (SK8804S) needs to be used when the programs for the LM8804/02 microcomputer are evaluated by the LM88PG99A microcomputer.

6. Specifications

(1) Absolute maximum ratings ($V_{SS}=0V$, $T_a=25^{\circ}C$)

Item	Symbol	Conditions		Unit
Maximum supply voltage	V_{DD} V_{DM}		-0.3 to +8	V
Input/output voltage Note 1	V_{IO1}	INT0, T1, P4, P1 and input/output ports with open drain format	-0.3 to +15	V
	V_{IO2}	Input/output pins other than the above	-0.3 to $V_{DD}+0.3$	V
Average output current Note 2	I_{OHA}	Per pull-up or push-pull pin	-2.0	mA
	I_{OLA1}	Per output pin other than P1	18	mA
	I_{OLA2}	Per output pin of P1	30	mA
	I_{OLA3}	Total output of P0, P5 and P6	120	mA
	I_{OLA4}	Total output of P2 and P3	80	mA
	I_{OLA5}	Total output of upper four pins or lower four pins of P1	75	mA
Peak output current Note 3	I_{OHP}	Per pull-up or push-pull pin	-2.0	mA
	I_{OLP1}	Per output pin other than P1	18	mA
	I_{OLP2}	Per output pin of P1	30	mA
	I_{OLP3}	Total output of P0, P5 and P6	120	mA
	I_{OLP4}	Total output of P2 and P3	80	mA
	I_{OLP5}	Total output of upper four pins or lower four pins of P1	75	mA
Recommended power dissipation	P_{dmax}	$T_a=10$ to $40^{\circ}C$, DIC-84S	1000	mW
Operating temperature range	T_{opg}		+10 to +40	$^{\circ}C$
Storage temperature range	T_{stg}		-55 to +150	$^{\circ}C$

Note 1: Output=OFF or "H". The output signal level width can be allowed at the X1 pin.

Note 2: Limit values: Average output current measured at any interval of 100ms should be less than those values.

Note 3: Ceiling limit values should not be exceeded at any moment.

(2) Recommended operating conditions ($V_{DD}=V_{DM}=4.5$ to $5.5V$, $V_{SS}=0V$, $T_a=10$ to $40^\circ C$)

Item	Symbol	Conditions	min	typ	max	unit
Supply voltage	V_{DD}		4.5		5.5	V
RAM power supply voltage	V_{DM}	At the normal operation	4.5		5.5	V
	(V_{DM})	RES="L" at the standby mode	3.5		5.5	V
Normal input ports	"H" level input voltage	P0, and normal input options for P2 and P3	2.2		5.5	V
	"L" level input voltage		V_{SS}		0.8	V
High threshold input ports	"H" level input voltage	P1 and P4, and high-threshold input options for P2 and P3. Note that only the normal input option can be selected for A0, S, R, and W.	$0.6V_{DD}$			V
	"L" level input voltage		V_{SS}		$0.3V_{DD}$	V
INT0, T1	"H" level input voltage		$0.6V_{DD}$			V
	"L" level input voltage		V_{SS}		$0.3V_{DD}$	V
RES	"H" level input voltage	$V_{DM}=3.5V$	$0.6V_{DD}$		V_{DD}	V
	"L" level input voltage		V_{SS}		0.9	V
	"L" level input voltage		V_{SS}		0.9	V
X1	"H" level input voltage	External drive option (Ceramic resonator oscillation)	$0.4V_{DD}+1.0$		V_{DD}	V
	"L" level input voltage		V_{SS}		0.9	V
	Clock pulse width	See Figure 1	0.14		0.5	μs
	Instruction cycle time	$t_{C\Phi} \times 8 \times$ divider ratio (1 or 2)	1.12		4	μs
	"H" level clock pulse width	External drive option (Ceramic resonator oscillation)	0.06			μs
	"L" level clock pulse width	External drive option (Ceramic resonator oscillation)	0.06			μs
TEST	"L" level input voltage		V_{SS}		0.8	V
X1	Ceramic resonator oscillation	Ceramic resonator oscillation options (4MHz, 6MHz and 7MHz) See figure 2. Note 4.	30	33	36	pF
X2	External capacity		42	47	52	pF
T0	"H" level input voltage	Normal input option	2.2		V_{DD}	V
	"L" level input voltage	Normal input option	V_{SS}		0.6	V
	Zero-cross input level	Capacitor-coupled, peak to peak	1.0		2.2	V
	Zero-cross input frequency	Zero-cross option	50		1000	Hz
SCLK (P32)	Input pulse cycle time	See figure 3. External clock	1.0			μs
	Pulse width of "H" level input		0.4			μs
	Pulse width of "L" level input		0.4			μs
	Rise or fall time of input	See figure 4. External clock			1.0	μs
SCLK (P32)	Data input set-up time	See figure 3	0.3			μs
SIN (P30)	Data input hold time	See figure 3	0.03			μs
A0 (P24)	Pre-R/W input set-up time	See figure 5. 8-bit bus interface	0.26			μs
S (P25)	Post-R/W input hold time	"	0			μs
R (P26)	Data input set-up time	"	0.15			μs
W (P27)	Data input hold time	"	0.03			μs
P00 to P07	R/W pulse width	"	0.225			μs

Note 4: Includes the stray capacitance of Board, Wiring, etc.

(3) Electric characteristics ($V_{DD}=V_{DM}=4.5$ to $5.5V$, $T_a=10$ to $40^\circ C$)

Item	Symbol	Conditions	min	typ	max	unit
P4, T0, T1	"H" level input current	I_{IH1} $V_{IN}=13.5V$ (In this case, the normal input option must be selected for T0.)			5	μA
INT0	"L" level input current	I_{IL1} $V_{IN}=V_{SS}$. (In this case, the normal input option must be selected for T0.)	-5			μA
P0 port	"H" level input current	I_{IH2} $V_{IN}=V_{DD}$. (with output OFF)			5	μA
	"L" level input current	I_{IL2} $V_{IN}=V_{SS}$. (with output OFF)	-5			μA
Pull-up Input/output ports	"L" level input current	I_{IL3} $V_{DD}=5V \pm 10\%$ and $V_{IN}=0.4V$ when the pull-up option is selected for P2 and P3, and the output level is "H".	-1.6			mA
Open drain input/output ports	"H" level input current	I_{IH4} $V_{IN}=13.5V$ when the open drain option is selected for P1, and P2 and P3, and with output OFF.			5	μA
	"L" level input current	I_{IL4} $V_{IN}=V_{SS}$, when the open drain option is selected for P1, and P2 and P3, and with output OFF.	-5			μA
X1	"H" level input current	I_{IH5} $V_{IN}=V_{DD}$, when the ceramic resonator oscillation option is selected.	2		13	μA
	"L" level input current	I_{IL5} $V_{IN}=V_{SS}$, when the ceramic resonator oscillation option is selected.	-13		-2	μA
RES	"H" level input current	I_{IH6} $V_{IN}=V_{DD}$			5	μA
	"L" level input current	I_{IL6} $V_{IN}=V_{SS}$	-35		-6	μA
	"H" level input current	I_{IH7} $V_{IN}=V_{DD}$, when the zero-cross detection option is selected.			195	μA
T0	"L" level input current	I_{IL7} $V_{IN}=V_{SS}$ when the zero-cross detection option is selected.	-70			μA
	Zero-cross detection Accuracy	V_{ZA} 60Hz sine wave input when the zero-cross detection option is selected.			± 100	mV
P0 port	"H" level output voltage	V_{OH1} $V_{DD}=5V \pm 10\%$, $I_{OH}=-0.4mA$	2.4			V
	"L" level output voltage	V_{OL1} $I_{OL}=14mA$			1.5	V
		V_{OH2} $I_{OH}=-50\mu A$ when the pull-up option is selected for P2, P3 and P5.	$0.8V_{DD}$			V
Pull-up output ports	"H" level output voltage	V_{OH3} $I_{OH}=-100\mu A$ when the pull-up option is selected for P2, P3 and P5.	$0.48V_{DD}$			V
	"L" level output voltage	V_{OL2} $I_{OL}=14mA$ when the pull-up option is selected for P2, P3 and P5.			1.5	V
Open drain output ports	Leakage current with output OFF	I_{OFF1} $V_{OH}=13.5V$ when the open drain option is selected for P6, and P2, P3 and P5.			5	μA
		I_{OFF2} $V_{OH}=V_{DD}$ when the open drain option is selected for P6, and P2, P3 and P5.			1	μA
	"L" level output voltage	V_{OL3} $I_{OL}=15mA$ when the open drain option is selected for P6, and P2, P3 and P5.			1.5	V
P1 port	Leakage current with output OFF	I_{OFF3} $V_{OH}=13.5V$			5	μA
		I_{OFF4} $V_{OH}=V_{DD}$			1	μA
	"L" level output voltage	V_{OL4} $I_{OL}=25mA$			2	V

Continued on next page.

Continued from preceding page.

	Item	Symbol	Conditions	min	typ	max	unit
TEST	"L" level input current	I_{IL8}	$V_{IN}=V_{SS}$	-10			μA
Serial output	Output delay time	t_{dSD}	See Figure 3. $CL=50pF$; pull-up resistor=2Kohm; $CL: SCLK/SOUT$ load capacitance.			0.36	μS
R (P26) P00 to 07	Output enable period	t_{dEN}	See figure 5. $CL=150pF$, $CL: P00$ to $P07$ load capacitance			0.22	μS
	Output disable period	t_{dDE}	See figure 5			0.17	μS
VDM	RAM standby current	I_{DMS}	$V_{DM}=4.5V$, $RES=L$			30	mA
	RAM power supply current	I_{DM}	$V_{DM}=5V \pm 10\%$			30	mA
VDM VDD	Total power supply current	$I_{DD} + I_{DM}$	OSC oscillation mode, Open with output "H", $T_a=10$ to $40^\circ C$.		105	135	mA
Input	Pin capacitance	C_I	When 1MHz is selected as f.		10		pF

Fig. 1 X1 Input waveform





Fig. 2 Ceramic resonator oscillation circuit



CF: CSA 4.00MG (Murata)
 KBR 4.0MS (Kyocera)
 CSA 6.00MT (Murata)
 KBR 6.0M (Kyocera)
 CSA 7.00MT (Murata)

Fig. 3 Serial input/output timings




Fig. 4 SCLK rise/fall time




Fig. 5 8-bit bus interface timings





Fig. 6 Reset waveforms and power supply waveforms at the standby mode



(Note) When the RES signal level changes from "L" to "H", the condition (of $5.5 \pm VDD \approx VDM \approx 4.5$) must be satisfied. And the condition of reset release time ($T_{RES} \approx$ oscillation stabilizing period + 2 instruction cycles) must be also met.