

No. 4483

LM7008M, LM7008HM

Dual-PLL Frequency Synthesizers

OVERVIEW

The LM7008M and LM7008HM are dual-PLL frequency synthesizer ICs for use in 250 to 380 MHz cordless telephone transceivers.


The LM7008M and LM7008HM comprise two PLL circuits, 16-bit transmit and receive programmable dividers, a crystal oscillator and two transistors for external lowpass filters (LPF). Each PLL comprises a dual charge pump and fast-lockup circuit. The standard crystal frequencies are 10.625 and 12.8 MHz. Serial data transfer is controlled from a three-wire, serial, computer control bus (C²B).

The LM7008M and LM7008HM operate from a 2.8 to 4.5 V supply and are available in 24-pin MFPs.

FEATURES

- Dual charge pump and fast-lockup circuit in each PLL for rapid locking
- 10.625 and 12.8 MHz crystal frequencies
- · Crystal oscillator
- · Dual LPF transistors
- · C2B serial interface
- 2.8 to 4.5 V supply
- · 24-pin MFP


PIN ASSIGNMENT




PACKAGE DIMENSIONS

Unit: mm

3112-MFP24S



BLOCK DIAGRAM



PIN DESCRIPTION

Number	Name	Description
1	PIR	Receive-PLL local-oscillator input
2	RVDD	Receive-PLL 2.8 to 4.5 V supply
3	CRR .	Receive-PLL fast-lockup circuit resistor and capacitor connection
4	AOR	Receive-PLL LPF, n-channel MOS transistor output
5	AIR	Receive-PLL LPF, n-channel MOS transistor input
6	PDR1	Receive-PLL phase detector main tristate output
7	PDR2	Receive-PLL phase detector secondary tristate output
8	TEST	Test input
9	XIN	Reference oscillator input .
10	xout	Reference oscillator output
11	LDR	Receive-PLL unlock detector n-channel, open-drain output
12	LDT	Transmit-PLL unlock detector n-channel, open-drain output
13	DI	Serial data input
14	CL	Clock input
15	CE	Chip enable input
16	VBB	Gate reverse-bias capacitor connection

Number	Name	Description	
17	PDT2	Transmit-PLL phase detector secondary tristate output	
18	PDT1	Transmit-PLL phase detector main tristate output	
19	AIT	Transmit-PLL LPF, n-channel MOS transistor input	
20	AOT	Transmit-PLL LPF, n-channel MOS transistor output	
21	CRT	Transmit-PLL fast-lockup circuit resistor and capacitor connection	
22	TVDD	Transmit-PLL 2.8 to 4.5 V supply	
23	PIT	Transmit-PLL local-oscillator input	
24	VSS	Ground	

SPECIFICATIONS

Absolute Maximum Ratings

 $T_a = 25$ °C, $V_{SS} = 0$ V

Parameter	Symbol	Rating	Unit
Receive-PLL supply voltage range	RV _{DD}	-0.3 to +5.5	٧
Transmit-PLL supply voltage range	TV ₀₀	-0.3 to +5.5	٧
Gate reverse-bias voltage range	Vee	-4 to -1	٧
XIN, TEST, PIR, PIT, AIR, AIT, CE, CL, DI, CRR and CRT input voltage range	// V ₁	-0.3 to +6.0	· V
XOUT, AOR, AOT, LDR, LDT, PDR1, PDR2, PDT1, PDT2, CRR and CRT output voltage range	Vo	-0.3 to +6.0	٧
AOR, AOT, LDR and LDT output current range	to //	0 to 2	mA
Power dissipation	Po	350	mW
Operating temperature range	Topr	-20 to +75	°C
Storage temperature range	T _{stg}	-55 to +125	°C

Recommended Operating Conditions

 $T_* = 25$ °C

Parameter	Symbol	Rating	Unit
Receive-PLL supply voltage range	RV _{DD}	2.8 to 4.5	٧
Transmit-PLL supply voltage range	TV _{DD}	2.8 to 4.5	٧

Electrical Characteristics

 $V_{DD} = RV_{DD} = TV_{DD} = 2.8$ to 4.5 V, $V_{SS} = 0$ V, $T_a = 25$ °C unless otherwise noted

	Symbol	Condition		Unit		
Parameter		Condition	min	typ	max	Onit
DUDD	l _{DD1}	LM7008M. See note 1.	_	18.5	24.5	A
RVDD supply current		LM7008HM. See note 1.	-	21.5	27.5	m A
DUDD TUDD	f _{DD2}	LM7008M, See note 2.	_	31.5	41.5	m 4
RVDD + TVDD supply current		LM7008MH. See note 2.	_	38.5	47.5	mA
CE, CL, DI, CRR and CRT LOW-level input voltage	Vil		0	-	0.4	٧

LM7008M, LM7008HM

D	A	Rating Condition				
Parameter	Symbol	Condition	min	typ	max	Unit
CE, CL, DI, CRR and CRT HIGH-level input voitage	V _{IH}		2.0	-	5.5	٧
	V _{II}	Sinewave, capacitive coupling, f ₁ = 200 to 400 MHz	70	- //.	500	
PIR and PIT rms input voltage		Sinewave, capacitive coupling, VDD = 2.8 to 3.3 V, f ₁ = 200 to 520 MHz	100	//-	500	mV
PDR1 and PDT1 LOW-level output voltage	V _{OL1}	lo = 0.1 mA	-//		0.3	٧
PDR2 and PDT2 LOW-level output voltage	V _{OL2}	lo = 5 mA	//-		1,5	٧
LDR and LDT LOW-level output voltage	V _{OL3}	lo = 1 mA		V - /	1	٧
CRR and CRT LOW-level output voltage	· V _{OL4}	to = 2 mA, V _{DD} = 3 V	0.7	1.0	1.4	٧
AOR and AOT LOW-level output	Vo	Io = 0.5 mA, V _{AIR} = V _{AIT} = 1.2 V	-	//	0.5	V
voltage	Vol5	I _O = 1 mA, V _{AIR} = V _{AIT} = 1.3 V	- //	_	0.5	V
PDR1 and PDT1 HIGH-level output voltage	Vонı	lo/=/0.1 mA	0.6V _{DD}		-	٧
PDR2 and PDT2 HIGH-level output voltage	Vон2	$I_0 = 0.1 \text{ mA}$ $I_0 = 5 \text{ mA}$	0.6V _{DD}		-	٧
AOR, AOT, LDR, LDT, CRR and CRT output voltage	Vo.		0		5.5	٧
CE, CL, DI, CRR and CRT LOW-level input current	l _{IL1}	V _I = 0 V	*	_	5	μА
XIN LOW-level input current	l _{IL2}	V ₁ = 0 V	1	*	6	μА
PIR and PIT LOW-level input current	IIL3	V ₁ = 0/V	2	•	12	μА
AIR and AIT LOW-level input current	l _{IL4}	V _I = 0 V	-	0.01	10.0	nA
TEST LOW-level input current	ILS	V ₁ = 0 V		Page 1	5	μА
CE, CL, DI, CRR and CRT HIGH-level input current	Іні	V _i = 4.5 V	•	_	5	μА
XIN HIGH-level input current	l _{IH2}	V ₁ = 4.5 V	1	-	6	μА
PIR and PIT HIGH-level input current	1ина	V _I = 4.5 V	2		12	μА
AIR and AIT HIGH-level input current	I _{IH4}	V _I = 4.5 V	-	0.01	10.0	nA
TEST HIGH-level input current	lıнs	V ₁ = 4.5 V	-	225	-	μА
LDR, LDT, CRR and CRT output leakage current	loff1	V _O = 4.5 V	-	_	5	μΑ
AOR and AOT output leakage current	loff2	Vo ≈ 4.5 V	_	-	10	μА
PDR1, PDT1, PDR2 and PDT2 output leakage current	loff3	Vo = 0.4 V or 4.5 V	-	0.01	10.0	nA
Crystal oscillator frequency	FXTAL	Crystal impedance ≤ 50 Ω	5		13	MHz

	S.,b-1	Condition		Unit		
Parameter	Symbol Condition		min	typ	max	Olist
		Sinewave, capacitive coupling, V _I = 70 mV	200	-	400	
PIR and PIT input frequency	fin .	Sinewave, capacitive coupling, VDD = 2.8 to 3.2 V, V _I = 100 mV	200	-//	520	MHz
XIN feedback resistance	. Rn	V _{OD} = 4.5 V	750	1000	4500	kΩ
PIR and PIT feedback resistance	R _{f2}	V _{DD} = 4.5 V	375	500	2250	kΩ
TEST pull-down resistance	R _D		-///	20	J - //	kΩ
XIN, PIR and PIT input capacitance	Cı		//	2,5	-//	ρF

Notes

- 1. $f_{XIN} = 12.8$ MHz, $V_{PIR} = 70$ mV at 400 MHz, all other inputs = 0 V, all outputs open
- 2. $f_{XIN} = 12.8$ MHz, $V_{PIR} = V_{PIT} = 70$ mV at 400 MHz, all other inputs = 0 V, all outputs open

FUNCTIONAL DESCRIPTION

C²B Data Format

The C²B input data format is shown in figure 1, and the input timing, in figure 2. The input data comprises 48 bits input serially on DI. TD0 is the first bit received.




Figure 1. C2B data format




Figure 2. Serial data timing

The timing diagram parameters t_i (t_1 , t_2 and t_3) should all be greater than $32/f_{XIN}$, where f_{XIN} is the XIN frequency. For XIN frequencies of 10.625 and 12.8 MHz, t_i should be greater than 3.02 and 2.5 μ s, respectively.

The outputs are undefined until the frequency synthesizer is programmed. The serial data should be input only after RVDD and f_{XIN} have become stable. Note that CE, CL and DI HIGH-level and LOW-level voltages are independent of RVDD.

Reference Divider

Data bits FR0 to FR4 set the reference frequency divider ratio. The standard crystal oscillator input frequencies, f_{XIN} , are 12.8 and 10.625 MHz.

The reference divider ratios for $f_{ref} = 6.25$ kHz with 12.5 kHz channel spacing for f_{XIN} are shown in table 1.

Table 1. Reference divider ratios

f _{XIN} (MHz)	FR4	FR3	FR2	FR1	FR0	Divider ratio
12.8	0	0	0	0	0	2048
10.625	1	1/	1	1	1	1700

Transmit- and Receive-PLL Programmable Dividers

Data bits TD0 to TD15 and RD0 to RD15 set the transmit- and receive-PLL programmable divider ratios, respectively. Bits TD0 and RD0 are the least significant bits

The allowable divider ratios are in the range 256 to 65535. The PLL frequency divisions are two times the division setting of fosc/12.5 kHz.

Phase Detector

The phase detector output states of PDT1 (PDR1) are shown in table 2. When the PLL unlocks, \overline{LDT} (\overline{LDR}) is

pulled down and PDT2 (PDR2) has the same output state as PDT1 (PDR1).

Table 2. Phase detector output states

Cond	PDT1 (PDR1)	
f _{IN} /N _T > f _{ref}	Leading	HIGH
fin/NT < fret	Lagging	LOW
f _{IN} /N _T = f _{ret}	Coincidence	High impedance

Unlock-detector Threshold

Data bits UD0 to UD2 determine the unlock-detector threshold. The PLL unlock-detector output, \overline{LDT} (\overline{LDR}), is pulled LOW when the phase error between the reference and the divided input, ϕ_E , exceeds the threshold. The threshold values for the standard frequencies are shown in table 3.

Table 3. Unlock-detector thresholds

1100) ID4	UD1	1100	Phase-error	threshold (µs)
UD2	001	UDO	f _{XIN} = 12.8 MHz	f _{XIN} = 10.625 MHz	
0	0	0	0	0	
0	0	1	0.15	0.19	
0	1	0	0.3	Illegal	
0	1	1	lliegal	Illegal	
1	0	0	1.25	0.94 ±0.19	
1	0	1	1,25	0.94 ±0.19	
1	1	0	5	4.70 ±0.94	
1	1	1	5	4.70 ±0.94	

Unlock Extension

Data bit UE selects the unlock extension period. The period is extended by 2.5 ms, when UE = 0, and by 5 ms, when UE = 1, as shown in figure 3. The unlock extension is ignored when UD0 = UD1 = UD2 = 0.




Figure 3. Unlock extension

Dead-zone Mode

Data bits DZ0 and DZ1 select the phase-insensitive bandwidth, or dead zone, of the PLL phase comparator as shown in table 4. Modes DZB, DZC and DZD have successively larger dead zones.

Table 4. Dead-zone modes

DZ1	DZ0	Dead-zone mode
0	0	Illegai
0	1	DZB
1	0	DZC
1	1	DZD

Fast-lockup Control

Data bits HST and HSR select fast-lockup mode for the transmit and receive PLLs, respectively. Fast-lockup mode is selected when each data bit is 1, and deselected, when 0.

Data bit HSM selects the fast-lockup operating mode as shown in figure 4. Fast-lockup operates continuously,

when HSM = 1, and during unlock only, when HSM = 0




Figure 4. Fast-lockup operating modes

When fast lockup is not selected, CRT and CRR should be either open or tied to ground.

Power Supply

TVDD supplies the transmit-PLL programmable divider, phase detector, unlock detector and fast-lockup circuits. RVDD supplies the C²B interface, reference divider and receive-PLL circuits.

LPF Transistors

Open-drain transistors are provided for the transmit- and receive-PLL loop filters.

Test Mode (T0, T1)

Data bits T0 and T1 are normally not used and should be set to 0. Also, TEST should be open or tied to ground.

DESIGN INFORMATION

Dual Charge Pump and Fast-lockup Circuit

The dual charge pump and fast-lockup circuit is shown in figure 5. The phase detector secondary output goes active after a channel change causes the PLL to unlock. R1 becomes R1MlR1S, reducing the LPF time constant and decreasing the PLL lock time.

When the PLL locks, the phase detector secondary output becomes high impedance and R1 becomes R1M, thereby increasing the LPF time constant and improving sideband and FM response.




Figure 5. Dual charge pump and fast-lockup circuit


Phase-error Threshold

The phase-error threshold should be small during channel change to ensure precise phase-error checking and phase-detector secondary output operation. Unlocking caused by phase error is unlikely during FM operation. The phase-error threshold should be large after the PLL locks.

Gate Reverse Bias

A 0.01 μF capacitor should be connected between VBB and ground for the gate reverse bias.

TYPICAL APPLICATION



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.