



Precision Operational Amplifiers

The LM11C is a precision, low drift operational amplifier providing the best features of existing FET and Bipolar op amps. Implementation of super gain transistors allows reduction of input bias currents by an order of magnitude over earlier devices such as the LM308A. Offset voltage and drift have also been reduced. Although bandwidth and slew rate are not as great as FET devices, input offset voltage, drift and bias current are inherently lower, particularly over temperature. Power consumption is also much lower, eliminating warm–up stabilization time in critical applications.

Offset balancing is provided, with the range determined by an external low resistance potentiometer. Compensation is provided internally, but external compensation can be added for improved stability when driving capacitive loads.

The precision characteristics of the LM11C make this device ideal for applications such as charge integrators, analog memories, electrometers, active filters, light meters and logarithmic amplifiers.

- Low Input Offset Voltage: 100 μV
- Low Input Bias Current: 17 pA
- Low Input Offset Current: 0.5 pA
- Low Input Offset Voltage Drift: 1.0 μV/°C
- Long–Term Stability: 10 μV/year
- High Common Mode Rejection: 130 dB



SEMICONDUCTOR TECHNICAL DATA







Device	Operating Temperature Range	Package		
LM11CN,CLN	$T_A = 0^\circ$ to +70°C	Plastic DIP		

© Motorola, Inc. 1995

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Power Supply Voltage	V _{CC to} V _{EE}	40	Vdc
Differential Input Current (Note 1)	lID	±10	mA
Output Short Circuit Duration (Note 2)	tSC	Indefinite	
Power Dissipation (Note 3)	PD	500	mW
Operating Junction Temperature	Тj	85	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

ELECTRICAL CHARACTERISTICS (T_J = 25° C, unless otherwise noted [Note 4].)

Characteristic	Symbol	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage T _{Iow} to Thigh	VIO	_ _	0.2	0.6 0.8	-	0.5 —	5.0 6.0	mV
Input Offset Current T _{Iow} to T _{high}	lio	-	1.0 -	10 20	-	4.0 -	25 50	pА
Input Bias Current T _{Iow} to Thigh	IIB		17 -	100 150	-	17 -	200 300	рА
Input Resistance	ri	-	10 ¹¹	-	-	10 ¹¹	-	Ω
Input Offset Voltage Drift Tlow to Thigh	$\Delta V_{IO}/\Delta T$	-	2.0	5.0	-	3.0	-	μV/°C
Input Offset Current Drift Tlow to Thigh	$\Delta I_{IO}/\Delta T$	-	10	-	-	50	-	fA/°C
Input Bias Current Drift Tlow to Thigh	$\Delta I_{IB}/\Delta T$	-	0.8	3.0	-	1.4	-	pA/°C
Large Signal Voltage Gain $V_S = \pm 15$ V, $V_{out} = \pm 12$ V, $I_{out} = \pm 2.0$ mA T_{low} to T_{high} (Note 5) $V_S = \pm 15$ V, $V_{out} = \pm 12$ V, $I_{out} = \pm 0.5$ mA T_{low} to T_{high}	Avol	100 50 250 100	300 - 1200 -	- - -	25 15 50 30	300 - 800 -	- - -	V/mV
Common Mode Rejection $V_S = \pm 15 \text{ V}, -13 \text{ V} \le \text{V}_{CM} \le 14 \text{ V}$ $V_S = \pm 15 \text{ V}, -12.5 \text{ V} \le \text{V}_{CM} \le 14 \text{ V}, \text{T}_{Iow} \text{ to T}_{high}$	CMR	110 100	130 -		96 90	110 -		dB
Power Supply Rejection $\pm 2.5 \text{ V} \le \text{V}_S \le \pm 20 \text{ V}$ Tlow to Thigh	PSR	100 96	118 _		84 80	100 -		dB
Power Supply Current Tlow to Thigh	ID	-	0.3	0.8 1.0	-	0.3	0.8 1.0	mA
Output Short Circuit Current T _J = 150°C, Output Shorted to Ground	ISC	-	±10	-	-	±10	-	mA

NOTES: 1. The inputs are shunted by back-to-back diodes for over-voltage protection. Excessive current will flow if the input differential voltage is in excess of 1.0 V if no limiting resistance is used. Additionally, a 2.0 kΩ resistance in each input is suggested to prevent possible latch-up initiated by supply reversals.

reversals. 2. The output is current limited when shorted to ground or any voltages less than the supplies. Continuous overloads will require package dissipation to be considered and heatsinking should be provided when necessary. 3. Devices must be derated based on package thermal resistance (see package outline dimensions). 4. These specifications apply for V_{EE} +2.0 V \leq V_{CM} \leq V_{CC} -1.0 V (V_{EE} +2.5 V \leq V_{CM} \leq V_{CC} -1.0 V for T_{low} to T_{high}) and ±2.5 V \leq V_S \leq ±20 V T_{low} to T_{high}: 0°C \leq T_J \leq +70°C for LM11C and LM11C. 5. V_{out} = ±11.5 V, all other conditions unchanged.



Figure 3. Temperature Coefficient of Input Offset Voltage versus Input Offset Voltage



Figure 4. Spectral Noise Density





Figure 6. Common Mode Rejection and Slew Limit versus Frequency





C_C, EXTERNAL COMPENSATION CAPACITOR (pF)

1.0 k

10 k

0.1

1.0

10

100

f, FREQUENCY (Hz)

1.0 k

10 k

100 k

1.0 M

10

100





APPLICATIONS INFORMATION

Due to the extremely low input bias currents of this device, it may be tempting to remove the bias current compensation resistor normally associated with a summing amplifier configuration. Direct connection of the inputs to a low impedance source or ground should be avoided when supply voltages greater than approximately 3.0 V are used. The potential problem involves reversal of one supply which can cause excessive current to flow in the second supply. Possible destruction of the IC could result if the second supply is not current limited to approximately 100 mA or if bypass capacitors greater than 1.0 μ F are used in the supply bus.

Disconnecting one supply will generally cause reversal due to loading of the other supply within the IC and in external circuitry. Although the problem can usually be avoided by placing clamp diodes across the power supplies of each printed circuit board, a careful design will include sufficient resistance in the input leads to limit the current to 10 mA if the input leads are pulled to either supply by internal currents. This precaution is not limited only to the LM11C.

The LM11C is capable of resolving picoampere level signals. Leakage currents external to the IC can severely impair the performance of the device. It is important that high quality insulating materials such as teflon be employed. Proper cleaning to remove fluxes and other residues from

printed circuit boards, sockets and the device package are necessary to minimize surface leakage.

When operating in high humidity environments or temperatures near 0°C, a surface coating is suggested to set up a moisture barrier.

Leakage effects on printed circuit boards can be reduced by encircling the inputs (both sides of pc board) with a conductive guard ring connected to a low impedance potential nearly the same as that of the inputs.

Guard ring electrical connections for common operational amplifier configurations are illustrated in Figure 14. Electrostatic shielding is suggested in high impedance circuits.

Error voltages in external circuitry can be generated by thermocouple effects. Dissimilar metals along with temperature gradients can set up an error voltage ranging in the hundreds of microvolts. Some of the best thermocouples are junctions of dissimilar metals made up of IC package pins and printed circuit boards. Problems can be avoided by keeping low level circuitry away from heat generating elements.

The LM11C is internally compensated, but external compensation can be added to improve stability, particularly when driving capacitive loads.



Figure 14. Guard Ring Electrical Connections for Common Amplifier Configurations

Figure 15. Input Protection for Summing (Inverting) Amplifier



Current is limited by R1 in the event the input is connected to a low impedance source outside the common mode range of the device. Current is controlled by R2 if one supply reverses. R1 and R2 do not affect normal operation.

Figure 16. Input Protection for a Voltage Follower



Input current is limited by R1 when the input exceeds supply voltage, power supply is turned off, or output is shorted.

Figure 17. Cable Bootstrapping and Input Shields



An input shield bootstrapped in a voltage follower reduces input capacitance, leakage, and spurious voltages from cable flexing. A small capacitor from the input to ground will prevent any instability.



In a summing amplifier the input is at virtual ground. Therefore the shield can be grounded. A small feedback capacitor will insure stability.



Minimum Adjustment Range (mV)	R (Ω)
±0.4	1.0 k
±1.0	3.0 k
±2.0	10 k
±5.0	100 k

Input offset voltage adjustment range is a function of the Balance Potentiometer Resistance as indicated by the table above. The potentiometer is connected between the two "Balance" pins.

Figure 18. Adjusting Input Offset Voltage with Balance Potentiometer

OUTLINE DIMENSIONS



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and M are registered trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE (602) 244–6609 INTERNET: http://Design_NET.com

 \Diamond

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



