

**SANYO****LC865020B/16B/12B/08B****8-Bit Single-Chip Microcontroller****Overview**

The LC865020B/16B/12B/08B microcontrollers are 8-bit single-chip microcontrollers with the following on-chip functional blocks :

- CPU : Operable at a minimum bus cycle time of 0.5  $\mu$ s (microsecond)
- On-chip ROM capacity : Up to 20K bytes
- On-chip RAM capacity : 384 bytes (LC865020B/16B/12B/08B)
- 16-bit timer/counter (or two 8-bit timers)
- 16-bit timer/PWM (or two 8-bit timers)
- 8-channel  $\times$  8-bit A/D converter
- Two 8-bit synchronous serial-interface circuits
- 13-source 10-vectored interrupt system


All of the functions above are fabricated on a single chip.

**Features**


- (1) Read-Only Memory (ROM) :
- |           |                       |
|-----------|-----------------------|
| LC865020B | 20480 $\times$ 8 bits |
| LC865016B | 16384 $\times$ 8 bits |
| LC865012B | 12288 $\times$ 8 bits |
| LC865008B | 8192 $\times$ 8 bits  |
- (2) Random Access Memory (RAM) :
- |                       |                     |
|-----------------------|---------------------|
| LC865020B/16B/12B/08B | 384 $\times$ 8 bits |
|-----------------------|---------------------|

**Package Dimensions**


unit : mm

**3071-DIP64S**

unit : mm

**3159-QFP64E**

unit : mm

**3190-SQFP64**

(3) Bus cycle time / Instruction cycle time

The LC865020B/16B/12B/08B microcontrollers are constructed to read ROM twice within one instruction cycle. This results in 1.7 times better performance within the same instruction cycle compared to our 4-bit microcontrollers (the LC66000 series). Bus cycle time indicates the speed to read ROM.

Bus cycle time	Cycle time	System clock oscillation	Oscillation frequency	Supply voltage
0.5 $\mu$ s	1 $\mu$ s	Ceramic resonator	12 MHz	4.5 to 6.0V
2 $\mu$ s	4 $\mu$ s	Ceramic resonator	3 MHz	2.7 to 6.0V
7.5 $\mu$ s	15 $\mu$ s	RC oscillator	800 kHz	2.7 to 6.0V
183 $\mu$ s	366 $\mu$ s	Crystal oscillator	32.768 kHz	2.7 to 6.0V

(4) Ports

- Input/output ports : 6 ports (42 pins)
- Input/output port programmable in nibble units : 1 port (8 pins)
- (However, when N-channel open-drain output is selected, bit-unit input is possible.)
- Input/output port each bit programmable : 5 ports (34 pins)
- Include 15 V withstand N-channel open drain output port : 3 ports (18 pins)
- Input ports : 2 ports (13 pins)

(5) A/D converter

- 8-channel  $\times$  8-bit A/D converter

(6) Serial-interface

- Two 8-bit serial-interface circuits
- LSB first / MSB first functions switchable
- Internal 8-bit band-rate generator in common with two serial-interface circuits

(7) Timer

- Timer 0
  - 16-bit timer/counter
  - 2-bit prescaler + 8-bit programmable prescaler
  - Mode 0 : Two 8-bit timers with programmable prescaler
  - Mode 1 : 8-bit timer with programmable prescaler + 8-bit counter
  - Mode 2 : 16-bit timer with programmable prescaler
  - Mode 3 : 16-bit counter
  - The resolution of Timer is fixed to tCYC. (tCYC : cycle time)
- Timer 1
  - 16-bit timer/PWM
  - Mode 0 : Two 8-bit timers
  - Mode 1 : 8-bit timer + 8-bit PWM
  - Mode 2 : 16-bit timer
  - Mode 3 : Variable-bit PWM (9 to 16 bits)
  - In Mode 0 and Mode1, the resolution of Timer and PWM is fixed to tCYC.
  - In Mode 2 and Mode 3, the resolution of Timer and PWM can be programmed to be tCYC or 1/2 tCYC
- Base timer
  - Every 500 ms overflow system for clock applications (using 32.768 kHz crystal oscillator for Base timer clock)
  - Every 976  $\mu$ s, 3.9 ms, 15.6 ms, 62.5 ms overflow system (using 32.768 kHz crystal oscillator for Base timer clock)
- Base timer clock selectable
  - 32.768 kHz crystal oscillator, system clock, and programmable prescaler output of Timer 0

- (8) Buzzer output
  - The buzzer sound frequency is selectable ; 4 kHz, 2 kHz (using 32.768 kHz crystal oscillator for base timer clock)
- (9) Remote-controlled receiver circuit (shares P73/INT3/T0IN pin)
  - Noise rejection function
  - Polarity switching
- (10) Watchdog timer
  - RC external watchdog timer
  - Watchdog timer operation can be selected : Interrupt/reset
- (11) Interrupt system
  - 13-source 10-vectored interrupts :
    1. External interrupt INT0 (including watchdog timer)
    2. External interrupt INT1
    3. External interrupt INT2, Timer/counter T0L (lower 8 bits)
    4. External interrupt INT3, base timer
    5. Timer/counter T0H (upper 8-bits)
    6. Timer T1L, timer T1H
    7. Serial-interface SIO0
    8. Serial-interface SIO1
    9. A/D converter
    10. Port 0
  - Built-in interrupt priority control register

Microcontroller supports 3 levels of multiple interrupt; low level, high level, and highest level. For the 11 interrupt requests from INT2 through Port 0, high/low level interrupt priority can be specified using the priority control register. Also, for INT0 and INT1, highest/low level interrupt priority can be specified.
- (12) Real-time service operation

Synchronizing with the interrupt request signals, the real-time service starts a 4-byte data transfer between which special function registers within 1-instruction cycle after the request signal occurs, and then completes its operation within 5-instruction cycles. This operation is performed in parallel with CPU operation.
- (13) Subroutine stack
  - 128 levels (Max.) : The stack is located in RAM.
- (14) Multiplication and division

16 bits  $\times$  8 bits (7-instruction cycles)  
16 bits / 8 bits (7-instruction cycles)
- (15) 3 oscillation circuits
  - On-chip RC oscillator circuit for the system clock
  - On-chip CF oscillator circuit for the system clock
  - On-chip crystal oscillator circuit for the system clock and the time-base clock  
XT1 pin can be used as  $\overline{P74}$ .

(16) Standby function

- HALT mode

HALT mode is used to reduce power dissipation. In this mode, program execution is stopped. This mode can be released by an interrupt request signal or initial system reset request signal.

- HOLD mode

The HOLD mode is used to stop all oscillators RC (internal), CR and Crystal. This mode can be released by the following operations

- Set Low level to Reset pin ( $\overline{\text{RES}}$ ).
- Set predefined level to P70/INT0, P71/INT1 pins (programmable).
- Set Low level to Port 0 pin/pins (programmable).

(17) Factory shipment

- DIP64S , QFP64E , SQFP64 delivery form

(18) Development support tools

Evaluation (EVA) chip	:	LC866098	
EPROM version	:	LC86E5032	
One time ROM version	:	LC86P5032	
Emulator	:	EVA-86000 + ECB866600 (Evaluation chip board)	
			{ + POD865000 (POD for DIP64S)
			{ + POD865010 (POD for QFP64E)

## Pin Assignments


### DIP64S

P10/SO0	1	64	P07
P11/SI0/SB0	2	63	P06
P12/SCK0	3	62	P05
P13/SO1	4	61	P04
P14/SI1/SB1	5	60	P03
P15/SCK1	6	59	P02
P16/BUZ	7	58	P01
P17/PWM	8	57	P00
TEST1	9	56	P27
RES	10	55	P26
XT1/P74	11	54	P25
XT2	12	53	P24
V <sub>SS</sub>	13	52	P23
CF1	14	51	P22
CF2	15	50	P21
V <sub>DD</sub>	16	49	P20
P80/AN0	17	48	V <sub>DD</sub> V <sub>PP</sub>
P81/AN1	18	47	V <sub>SS</sub>
P82/AN2	19	46	P51
P83/AN3	20	45	P50
P84/AN4	21	44	P47
P85/AN5	22	43	P46
P86/AN6	23	42	P45
P87/AN7	24	41	P44
P70/INT0	25	40	P43
P71/INT1	26	39	P42
P72/INT2/T0IN	27	38	P41
P73/INT3/T0IN	28	37	P40
P30	29	36	P37
P31	30	35	P36
P32	31	34	P35
P33	32	33	P34

Top view


LC865020B/16B/12B/08B

QFP64E




Top view

SQFP64



Top view


# System Block Diagram



## LC865020B/16B/12B/08B Pin Description

Pin name	I/O	Function description	Option
V <sub>SS</sub>		Power supply (–)	
V <sub>DD</sub>		Power supply (+)	
V <sub>DDVPP</sub> *		Power supply (+)	
PORT0 P00 to P07	I/O	<ul style="list-style-type: none"> <li>8-bit input/output port</li> <li>Input for port 0 interrupt</li> <li>Data direction programmable in nibble units</li> <li>Input for HOLD release</li> </ul>	<ul style="list-style-type: none"> <li>Pull-up resistor : Present / Not present</li> <li>Output form : CMOS/N-channel open-drain</li> </ul>
PORT1 P10 to P17	I/O	<ul style="list-style-type: none"> <li>8-bit input/output port</li> <li>Data direction can be specified for each bit.</li> <li>Other pin functions                             <ul style="list-style-type: none"> <li>P10 SIO0 data output</li> <li>P11 SIO0 data input /bus input/output</li> <li>P12 SIO0 clock input/output</li> <li>P13 SIO1 data output</li> <li>P14 SIO1 data input /bus input/output</li> <li>P15 SIO1 clock input/output</li> <li>P16 Buzzer output</li> <li>P17 Timer1 output (PWM output)</li> </ul> </li> </ul>	<ul style="list-style-type: none"> <li>Output form : CMOS/N-channel open-drain</li> </ul>
PORT2 P20 to P27	I/O	<ul style="list-style-type: none"> <li>8-bit input/output port</li> <li>Input/output in bit units</li> </ul>	<ul style="list-style-type: none"> <li>Output form : CMOS/N-channel open-drain</li> </ul>
PORT3 P30 to P37	I/O	<ul style="list-style-type: none"> <li>8-bit input/output port</li> <li>Input/output in bit units</li> <li>15 V withstand at N-channel open-drain output</li> </ul>	<ul style="list-style-type: none"> <li>Pull-up resistor : Present / Not present</li> <li>Output form : CMOS/N-channel open-drain</li> </ul>
PORT4 P40 to P47	I/O	<ul style="list-style-type: none"> <li>8-bit input/output port</li> <li>Input/output in bit units</li> <li>15 V withstand at N-channel open-drain output</li> </ul>	<ul style="list-style-type: none"> <li>Pull-up resistor : Present / Not present</li> <li>Output form : CMOS/N-channel open-drain</li> </ul>
PORT5 P50 , P51	I/O	<ul style="list-style-type: none"> <li>2-bit input/output port</li> <li>Input/output in bit units</li> <li>15 V withstand at N-channel open-drain output</li> </ul>	<ul style="list-style-type: none"> <li>Pull-up resistor : Present / Not present</li> <li>Output form : CMOS/N-channel open-drain</li> </ul>

\* Connect as in the following figure to reduce noise into V<sub>DD</sub>.  
 Short-circuit the V<sub>DD</sub> terminal to the V<sub>DDVPP</sub> pin.  
 Short-circuit the two V<sub>SS</sub> pins.





Pin name	I/O	Function description						Option
PORT7 P70 P71 to $\overline{P74}$	I/O  I	<ul style="list-style-type: none"><li>• 5-bit input port</li><li>• Other pin functions</li></ul> P70: INT0 input / HOLD release / N-channel Tr. output for watchdog timer P71: INT1 input / HOLD release input P72: INT2 input / timer 0 event input P73: INT3 input with noise filter/timer 0 event input P74: XT1 input pin for 32.768 kHz crystal oscillator <ul style="list-style-type: none"><li>• Interrupt received form, vector address</li></ul>						Pull-up resistor : Present / Not present (P70,71,72,73) * $\overline{P74}$ does not have pull-up resistor option.
			Rising	Falling	Rising & falling	High level	Low level	Vector
		INT0	Enable	Enable	Disable	Enable	Enable	03H
		INT1	Enable	Enable	Disable	Enable	Enable	0BH
		INT2	Enable	Enable	Enable	Disable	Disable	13H
		INT3	Enable	Enable	Enable	Disable	Disable	1BH
PORT8 P80 to P87	I	<ul style="list-style-type: none"><li>• 8-bit input port</li><li>• Other function</li></ul> AD input port (8 port pins)						
$\overline{RES}$	I	Reset pin with pull-up resistor						
TEST1	O	<ul style="list-style-type: none"><li>• Test pin</li></ul> Should be left open. <ul style="list-style-type: none"><li>• Output fixed HIGH</li></ul>						
XT1/ $\overline{P74}$	I	<ul style="list-style-type: none"><li>• Input pin for 32.768 kHz crystal oscillator</li><li>• Other function</li></ul> Input port P74 When not in use, connect to V <sub>DD</sub> .						
XT2	O	Output pin for 32.768 kHz crystal oscillator When not in use, should be left open.						
CF1	I	Input pin for ceramic resonator oscillator						
CF2	O	Output pin for ceramic resonator oscillator						

- All port options can be specified for each bit.

- State of pins at reset

Pin name	Input/output mode	State of pull-up resistor specified at pull-up option
Port 0 Ports 70, 71, 72, 73	Input	Fixed pull-up resistor exist
Ports 1, 2 Ports 3, 4, 5	Input	Programmable pull-up resistor OFF

## Specifications

### 1. Absolute Maximum Ratings at Ta = 25°C , VSS = 0 V

Parameter		Symbol	Pins	Conditions	V <sub>DD</sub> [V]	Ratings			Unit
						min	typ	max	
Supply voltage		V <sub>DD</sub> max	V <sub>DD</sub> , V <sub>DD</sub> V <sub>PP</sub>	V <sub>DD</sub> = V <sub>DD</sub> V <sub>PP</sub>		−0.3		+7.0	V
Input voltage		V <sub>I</sub> (1)	• Ports 71, 72, 73, $\overline{74}$ • Port 8 • RES			−0.3		V <sub>DD</sub> +0.3	
Input/output voltage		V <sub>IO</sub> (1)	• Ports 0, 1, 2 • Ports 3, 4, 5 at CMOS output option			−0.3		V <sub>DD</sub> +0.3	
		V <sub>IO</sub> (2)	Ports 3, 4, 5 at N-ch open-drain output option			−0.3		+15	
High-level output current	Peak output current	I <sub>OPH</sub> (1)	Ports 0, 1, 2, 3, 4, 5	CMOS output at each pin		−4			mA
	Total output current	ΣI <sub>OA</sub> H(1)	Ports 0, 1	Total of all pins		−20			
		ΣI <sub>OA</sub> H(2)	Ports 2, 3, 4, 5	Total of all pins		−20			
Low-level output current	Peak output current	I <sub>OPL</sub> (1)	Ports 0, 1, 2, 3, 4, 5	At each pin				20	
		I <sub>OPL</sub> (2)	Port 70	At each pin				15	
	Total output current	ΣI <sub>OAL</sub> (1)	Ports 0, 1 Port 70	Total of all pins				40	
		ΣI <sub>OAL</sub> (2)	Port 2	Total of all pins				40	
		ΣI <sub>OAL</sub> (3)	Ports 3, 4, 5	Total of all pins				80	
Power dissipation (max.)		Pd max (1)	DIP64S	Ta = −30 to +70°C				700	mW
		Pd max (2)	QFP64E	Ta = −30 to +70°C				420	
		Pd max (3)	SQFP64	Ta = −30 to +70°C				290	
Operating temperature range		Topr				−30		+70	°C
Storage temperature range		Tstg				−65		+150	

2. Recommended Operating Ranges at Ta = -30°C to +70°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions	Ratings			Unit
				V <sub>DD</sub> [V]	min	typ	max
Operating voltage range	V <sub>DD</sub> (1)	V <sub>DD</sub>	0.98 μs ≤ tCYC tCYC ≤ 400 μs		4.5		6.0
	V <sub>DD</sub> (2)		3.9 μs ≤ tCYC tCYC ≤ 400 μs		2.7		6.0
HOLD voltage	V <sub>HD</sub>	V <sub>DD</sub>	RAM and Registers hold voltage at HOLD mode.		2.0		6.0
Input high voltage	V <sub>IH</sub> (1)	Port 0 (Schmitt)	Output disable	2.7 to 6.0	0.4V <sub>DD</sub> +0.9		V <sub>DD</sub>
	V <sub>IH</sub> (2)	• Ports 1, 2 • Ports 72, 73 (Schmitt)	Output disable	2.7 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>
	V <sub>IH</sub> (3)	• Port 70 Port input/interrupt • Port 71 • RES (Schmitt)	Output N-channel transistor OFF	2.7 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>
	V <sub>IH</sub> (4)	Port 70 Watchdog timer	Output N-channel transistor OFF	2.7 to 6.0	0.9V <sub>DD</sub>		V <sub>DD</sub>
	V <sub>IH</sub> (5)	• Port 74 • Port 8	Output N-channel transistor OFF	2.7 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>
	V <sub>IH</sub> (6)	Ports 3, 4, 5 of CMOS output (Schmitt)	Output disable	4.0 to 6.0	0.75V <sub>DD</sub>		V <sub>DD</sub>
				2.7 to 4.0	0.8V <sub>DD</sub>		V <sub>DD</sub>
	V <sub>IH</sub> (7)	Ports 3, 4, 5 of open-drain output (Schmitt)	Output disable	4.0 to 6.0	0.75V <sub>DD</sub>		13.5
				2.7 to 4.0	0.8V <sub>DD</sub>		13.5
Input low voltage	V <sub>IL</sub> (1)	Port 0 (Schmitt)	Output disable	2.7 to 6.0	V <sub>SS</sub>		0.2V <sub>DD</sub>
	V <sub>IL</sub> (2)	• Ports 1, 2, 3, 4, 5 • Ports 72, 73 (Schmitt)	Output disable	2.7 to 6.0	V <sub>SS</sub>		0.25V <sub>DD</sub>
	V <sub>IL</sub> (3)	• Port 70 Port input/interrupt • Port 71 • RES (Schmitt)	N-channel transistor OFF	2.7 to 6.0	V <sub>SS</sub>		0.25V <sub>DD</sub>
	V <sub>IL</sub> (4)	Port 70 Watchdog timer	N-channel transistor OFF	2.7 to 6.0	V <sub>SS</sub>		0.8V <sub>DD</sub> -1.0
	V <sub>IL</sub> (5)	• Port 74 • Port 8	Output N-channel transistor OFF	2.7 to 6.0	V <sub>SS</sub>		0.25V <sub>DD</sub>
Operating cycle time	tCYC			4.5 to 6.0	0.98		400
				2.7 to 6.0	3.9		400

# LC865020B/16B/12B/08B

Parameter	Symbol	Pins	Conditions	Ratings				Unit
				V <sub>DD</sub> [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	<ul style="list-style-type: none"> <li>• 12 MHz (ceramic resonator oscillation).</li> <li>• Refer to Figure 1.</li> </ul>	4.5 to 6.0	11.76	12	12.24	MHz
	FmCF(2)	CF1, CF2	<ul style="list-style-type: none"> <li>• 3 MHz (ceramic resonator oscillation).</li> <li>• Refer to Figure 1.</li> </ul>	2.7 to 6.0	2.94	3	3.06	
	FmRC		RC oscillation	2.7 to 6.0	0.4	0.8	3.0	
	FsXtal	XT1, XT2	<ul style="list-style-type: none"> <li>• 32.768 kHz (crystal oscillation).</li> <li>• Refer to Figure 2.</li> </ul>	2.7 to 6.0		32.768		kHz
Oscillation stable time period (Note 1)	tmsCF(1)	CF1, CF2	<ul style="list-style-type: none"> <li>• 12 MHz (ceramic resonator oscillation).</li> <li>• Refer to Figure 3.</li> </ul>	4.5 to 6.0		0.03	0.5	ms
	tmsCF(2)	CF1, CF2	<ul style="list-style-type: none"> <li>• 3 MHz (ceramic resonator oscillation).</li> <li>• Refer to Figure 3.</li> </ul>	4.5 to 6.0		0.2	2	
				2.7 to 6.0		0.2	6	
	tssXtal	XT1, XT2	<ul style="list-style-type: none"> <li>• 32.768 kHz (crystal oscillation).</li> <li>• Refer to Figure 3.</li> </ul>	4.5 to 6.0		1	1.5	s
				2.7 to 6.0		1	3	

(Note 1) Refer to Table 1 and Table 2 for oscillation constant.

3. Electrical Characteristics at Ta = -30°C to +70°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	Ratings			Unit
					min	typ	max	
Input high current	I <sub>IH</sub> (1)	Ports 3, 4, 5 of open-drain output	• Output disabled • V <sub>IN</sub> = 13.5 V (including off-state leak current of the output transistor)	2.7 to 6.0			5	μA
	I <sub>IH</sub> (2)	• Port 0 without pull-up MOS transistor • Ports 1, 2, 3, 4, 5	• Output disabled • Pull-up MOS transistor OFF. V <sub>IN</sub> = V <sub>DD</sub> (including off-state leak current of the output transistor)	2.7 to 6.0			1	
	I <sub>IH</sub> (3)	• Ports 70, 71, 72, 73 without pull-up MOS transistor • Port 8	V <sub>IN</sub> = V <sub>DD</sub>	2.7 to 6.0			1	
	I <sub>IH</sub> (4)	$\overline{\text{RES}}$	V <sub>IN</sub> = V <sub>DD</sub>	2.7 to 6.0			1	
Input low current	I <sub>IL</sub> (1)	• Ports 1, 2, 3, 4, 5 • Port 0 without pull-up MOS transistor	• Output disabled • Pull-up MOS transistor OFF. V <sub>IN</sub> = V <sub>SS</sub> (including off-state leak current of the output transistor)	2.7 to 6.0	-1			
	I <sub>IL</sub> (2)	• Ports 70, 71, 72, 73 without pull-up MOS transistor • Port 8	V <sub>IN</sub> = V <sub>SS</sub>	2.7 to 6.0	-1			
	I <sub>IL</sub> (3)	$\overline{\text{RES}}$	V <sub>IN</sub> = V <sub>SS</sub>	2.7 to 6.0	-1			
Output high voltage	V <sub>OH</sub> (1)	Ports 1, 2, 3, 4, 5 of CMOS output	I <sub>OH</sub> = -1 mA	4.5 to 6.0	V <sub>DD</sub> -1			V
	V <sub>OH</sub> (2)		I <sub>OH</sub> = -0.1 mA	2.7 to 6.0	V <sub>DD</sub> -0.5			
Output low voltage	V <sub>OL</sub> (1)	Ports 1, 2, 3, 4, 5	I <sub>OL</sub> = 10 mA	4.5 to 6.0			1.5	
	V <sub>OL</sub> (2)		I <sub>OL</sub> = 1.6 mA	4.5 to 6.0			0.4	
	V <sub>OL</sub> (3)		• I <sub>OL</sub> = 1.0 mA • The current of any unmeasured pin is 1 mA or less.	2.7 to 6.0			0.4	
	V <sub>OL</sub> (4)	Port 70	I <sub>OL</sub> = 1 mA	4.5 to 6.0			0.4	
	V <sub>OL</sub> (5)		I <sub>OL</sub> = 0.5 mA	2.7 to 6.0			0.4	
Pull-up MOS transistor resistor	R <sub>pu</sub>	• Ports 1, 2, 3, 4, 5 • Ports 70, 71, 72, 73	V <sub>OH</sub> = 0.9 V <sub>DD</sub>	4.5 to 6.0	15	40	70	kΩ
				2.7 to 4.5	25	70	150	
Hysteresis voltage	V <sub>HIS</sub>	• Ports 1, 2, 3, 4, 5 • Ports 70, 71, 72, 73 • $\overline{\text{RES}}$	Output disable	2.7 to 6.0		0.1V <sub>DD</sub>		V
Pin capacitance	CP	All pins	• f = 1 MHz Unmeasured input pins are set to V <sub>SS</sub> level. • Ta = 25°C	2.7 to 6.0		10		pF

4. Serial Input/Output Characteristics at Ta = -30°C to +70°C, V<sub>SS</sub> = 0 V

Parameter			Symbol	Pins	Conditions	Ratings				Unit
						V <sub>DD</sub> [V]	min	typ	max	
Serial clock	Input clock	Cycle	tCKCY(1)	SCK0, SCK1	Refer to Figure 5.	2.7 to 6.0	2			tCYC
		Low-level pulse width	tCKL(1)			2.7 to 6.0	1			
		High-level pulse width	tCKH(1)			2.7 to 6.0	1			
	Output clock	Cycle	tCKCY(2)	SCK0, SCK1	• Use an external pull-up resistor (1 kΩ) with open-drain output. • Refer to Figure 5.	2.7 to 6.0	2			
		Low-level pulse width	tCKL(2)			2.7 to 6.0		1/2tCKCY		
		High-level pulse width	tCKH(2)			2.7 to 6.0		1/2tCKCY		
Serial input	Data setup time	tICK	• SI0, SI1 • SB0, SB1	• Set to the rise of SCK0, SCK1.  • Refer to Figure 5.	4.5 to 6.0	0.1			μs	
					2.7 to 6.0	0.4				
	Data hold time	tCKI			4.5 to 6.0	0.1				
					2.7 to 6.0	0.4				
Serial output	Output delay time (Serial clock is external clock.)	tCKO(1)	• SO0, SO1 • SB0, SB1	• Use an external pull-up resistor (1 kΩ) with open-drain output.	4.5 to 6.0			7/12tCYC +0.2		
					2.7 to 6.0			7/12tCYC +1		
	Output delay time (Serial clock is internal clock.)	tCKO(2)		• Set to the fall of SCK0, SCK1. • Refer to Figure 5.	4.5 to 6.0			1/3tCYC +0.2		
					2.7 to 6.0			1/3tCYC +1		

## 5. Pulse Input Conditions at Ta = -30°C to +70°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	Ratings			Unit
					min	typ	max	
High/low-level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN • INT3	• Interrupt acceptable • Timer/counter 0 pulse countable	2.7 to 6.0	1			tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (Noise rejection filter time constant is 1/1.)	Interrupt acceptable	2.7 to 6.0	2			
	tPIH(3) tPIL(3)	INT3/T0IN (Noise rejection filter time constant is 1/16.)	Interrupt acceptable	2.7 to 6.0	32			
	tPIL(4)	RES	Reset acceptable	2.7 to 6.0	200			μs

## 6. A/D Converter Characteristics at Ta = -30°C to +70°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	Ratings			Unit
					min	typ	max	
Resolution	N			4.5 to 6.0		8		bit
Absolute precision	ET		(Note 2)	4.5 to 6.0			±1.5	LSB
Conversion time	tCAD		A/D conversion time = 16 × tCYC (ADCR2 = 0) (Note 3)	4.5 to 6.0	15.68 (tCYC = 0.98 μs)		65.28 (tCYC = 4.08 μs)	μs
			A/D conversion time = 32 × tCYC (ADCR2 = 1) (Note 3)		31.36 (tCYC = 0.98 μs)		130.56 (tCYC = 4.08 μs)	
Analog input voltage range	V <sub>AIN</sub>	AN0 to AN7		4.5 to 6.0	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port input current	I <sub>AINH</sub>		V <sub>AIN</sub> = V <sub>DD</sub>	4.5 to 6.0			+1	μA
	I <sub>AINL</sub>		V <sub>AIN</sub> = V <sub>SS</sub>	4.5 to 6.0	-1			

(Note 2) Quantizing error (±1/2 LSB) is not included.

(Note 3) Conversion time is the period from execution of instruction starting the conversion to completion of shifting the A/D converted value to the register.

7. Current Drain Characteristics at Ta = -30°C to +70°C, V<sub>SS</sub> = 0 V

Parameter	Symbol	Pins	Conditions	Ratings				Unit
				V <sub>DD</sub> [V]	min	typ	max	
Current drain during basic operation (Note 4)	I <sub>DDOP</sub> (1)	V <sub>DD</sub>	<ul style="list-style-type: none"> <li>FmCF = 12 MHz for ceramic resonator oscillation.</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock : CF oscillator</li> <li>Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		10	20	mA
	I <sub>DDOP</sub> (2)		<ul style="list-style-type: none"> <li>FmCF = 3 MHz for ceramic resonator oscillation.</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock : CF oscillator</li> <li>Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		3	7	
	I <sub>DDOP</sub> (3)			2.7 to 4.5		1.5	5	
	I <sub>DDOP</sub> (4)		<ul style="list-style-type: none"> <li>FmCF = 0 Hz (when oscillator stops).</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock : RC oscillator</li> </ul>	4.5 to 6.0		0.7	3.0	
	I <sub>DDOP</sub> (5)			2.7 to 4.5		0.4	2.5	
	I <sub>DDOP</sub> (6)		<ul style="list-style-type: none"> <li>FmCF = 0 Hz (when oscillator stops).</li> <li>FsXtal = 32.768 kHz for crystal oscillator.</li> <li>System clock : 32.768 kHz</li> <li>Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		35	100	μA
	I <sub>DDOP</sub> (7)			2.7 to 4.5		15	50	



# LC865020B/16B/12B/08B

Parameter	Symbol	Pins	Conditions	V <sub>DD</sub> [V]	Ratings			Unit
					min	typ	max	
Current drain at HALT mode (Note 4)	I <sub>DDHALT</sub> (1)	V <sub>DD</sub>	<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF = 12 MHz for ceramic resonator oscillation.</li> <li>• FsXtal = 32.768 kHz for crystal oscillator.</li> <li>• System clock : CF oscillator.</li> <li>• Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		5	10	mA
	I <sub>DDHALT</sub> (2)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF = 3 MHz for ceramic resonator oscillation.</li> <li>• FsXtal = 32.768 kHz for crystal oscillator.</li> <li>• System clock : CF oscillator.</li> <li>• Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		2.2	4.6	
	I <sub>DDHALT</sub> (3)			2.7 to 4.5		0.8	2.5	
	I <sub>DDHALT</sub> (4)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF = 0 Hz (when oscillator stops).</li> <li>• FsXtal = 32.768 kHz for crystal oscillator.</li> <li>• System clock : RC oscillator</li> </ul>	4.5 to 6.0		400	1000	μA
	I <sub>DDHALT</sub> (5)			2.7 to 4.5		200	750	
	I <sub>DDHALT</sub> (6)		<ul style="list-style-type: none"> <li>• HALT mode</li> <li>• FmCF = 0 Hz (when oscillator stops).</li> <li>• FsXtal = 32.768 kHz for crystal oscillator.</li> <li>• System clock : 32.768 kHz</li> <li>• Internal RC oscillator stopped.</li> </ul>	4.5 to 6.0		25	100	
	I <sub>DDHALT</sub> (7)			2.7 to 4.5		8	40	
Current drain at HOLD mode (Note 4)	I <sub>DDHOLD</sub> (1)	V <sub>DD</sub>	HOLD mode	4.5 to 6.0		0.05	30	
	I <sub>DDHOLD</sub> (2)			2.7 to 4.5		0.02	20	

(Note 4) The currents to output transistors and pull-up MOS transistors are ignored.

Oscillation type	Supplier	Oscillator	C1	C2
12 MHz ceramic resonator oscillation	Murata	CSA12.0MTZ	33 pF	33 pF
		CST12.0MTW	On chip	
	Kyocera	KBR-12.0M	33 pF	33 pF
3 MHz ceramic resonator oscillation	Murata	CSA3.00MG040	100 pF	100 pF
		CST3.00MGW040	On chip	
	Kyocera	KBR-3.0MS	47 pF	47 pF

\* K rank ( $\pm 10\%$ ) and SL characteristics must be used for C1 and C2.

**Table 1. Ceramic Resonator Oscillation Guaranteed Constants (Main clock)**

Oscillation type	Supplier	Oscillator	C3	C4
32.768 kHz crystal oscillation	Kyocera	KF-38G-13P0200	18 pF	18 pF


\* J rank ( $\pm 5\%$ ) and CH characteristics must be used for C3 and C4.

(For applications which do not need high precision, use K rank ( $\pm 10\%$ ) and SL characteristics.)

**Table 2. Crystal Oscillation Guaranteed Constants (Sub-clock)**


Notes

- Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillator pins as possible with the shortest pattern length.
- If other oscillators are used, we provide no guarantee for the characteristics.



Main-clock circuit

**Figure 1 Ceramic Resonator Oscillator**



Sub-clock circuit

**Figure 2 Crystal Oscillator**





Figure 3 Oscillation Stable Time



Values of C<sub>RES</sub> and R<sub>RES</sub> should be set such that reset time is at least 200  $\mu\text{s}$ , measured from the point when V<sub>DD</sub> exceeds V<sub>DD</sub> lower limit.

Figure 4 Reset Circuit




Figure 5 Serial Input/Output Test Conditions




Figure 6 Pulse Input Timing Conditions

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.