

## Overview

The LC864332A/28A/24A/20A/16A/12A microcontrollers are 8-bit single chip microcontrollers with the following on-chip functional blocks:

- CPU : Operable at a minimum bus cycle time of 0.5 μs
- On-chip ROM maximum capacity : 32K bytes
- On-chip RAM capacity : 384 bytes
- CRT display RAM :  $640 \times 9$  bits
- Closed-caption TV controller and the on-screen display controller
- 16-bit timer/counter
- 4-channel × 5-bit A/D converter
- 8-bit synchronous serial-interface circuit
- Closed-caption data slicer
- 12-source 10-vectored interrupt system
- All of the functions above are fabricated on a single chip.

### **Package Dimensions**

unit : mm

#### 3128-DIP52S



# Feature

(1)	Read-only memory (ROM) :	LC864332A	$32768 \times 8$ bits
		LC864328A	28672 × 8 bits
		LC864324A	$24576 \times 8$ bits
		LC864320A	$20480 \times 8$ bits
		LC864316A	16384 × 8 bits
		LC864312A	$12288 \times 8$ bits

(2) Random access memory (RAM) :

 $384 \times 8$  bits  $640 \times 9$  bits (for CRT display)

### SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

#### (3) OSD functions

- Screen for display
- : 34 columns  $\times$  16 rows (at standard character size)
- Display for RAM  $: 640 \times 9$  bits (6 columns for control + 34 columns for display)  $\times 16$  rows  $\times 9$  bits
- 380 kinds of user specified characters
  - Caption/Text mode :  $(9 \times 9 \text{ dots}) \times 126 \text{ kinds}$
- OSD mode  $: (12 \times 18 \text{ dots}) \times 254 \text{ characters} (127 \text{ characters can also be used for Caption/Text mode})$
- Various character attributes
  - Character colors: 16 colorsCharacter background colors: 16 colorsFringe / shadow colors: 16 colorsFull screen colors: 16 colorsFringe / shadow: 16 colorsRounding: 10 colorsUnderline: 10 colors
  - Italic character (slanting)
- Close-character attribute data changing available
- Vertical display start line setting in row unit available (Row overlapping available)
- Horizontal display start position setting available
- Display mode specification by row (Display mode mixable) caption mode / text mode / OSD mode
- Eight kinds of character size Horiz.  $\times$  Vert. =  $(1 \times 1)$ ,  $(1 \times 2)$ ,  $(2 \times 2)$ ,  $(2 \times 4)$ 
  - $(1.5 \times 1), (1.5 \times 2), (3 \times 2), (3 \times 4)$
- Shuttering and scrolling in row unit available
- Horizontal pitch of character selectable : 9 to 16 dots
  Polarity of R, G, B, I, BL output programmable
- Polarity of K, G, B, I, BL output programmable
   Polarity of HS, VS input programmable
- (4) Data slicer clock switching function Clock source can be selected from LC oscillation or CF (or Crystal) oscillation.
- (5) Bus cycle time / Instruction cycle time

The LC864332A/28A/24A/20A/16A/12A microcontrollers are designed to read the ROM twice within one instruction cycle. It has about 1.7 times performance capability within the same instruction-cycle compared to our 4-bit microcontrollers (LC66000 series).

The bus cycle time indicates the speed to read ROM.

Bus cycle time	Instruction cycle time	System clock oscillation	Oscillation frequency	Supply voltage
0.49 μs	0.99 µs	Ceramic or Crystal	12.08 MHz	4.5 V to 5.5 V
7.5 μs	15.0 μs	Internal RC	800 kHz	4.5 V to 5.5 V

(6) Ports

Input/output port Input/output port programmable in nibble units (When the N-ch open drain output is selected, bit-unit input is possible.) Input/output port programmable in a bit
Input ports

- Input ports
- (7) A/D converter
  - 4-channel  $\times$  5-bit A/D converter (Converted with program)
- (8) PWM output
  - 10-channel  $\times$  7-bit PWM

- : 2 ports (16 lines) : 1 port (8 lines)
- : 1 ports (8 lines) : 2 ports (8 lines)

#### (9) Timer

- Timer 0 : 16-bit timer / counter
  - 2-bit prescaler + 8-bit built-in programmable prescaler
    - Mode 0: Two 8-bit timers with a programmable prescaler
    - Mode 1 : 8-bit timer with a programmable prescaler + 8-bit counter
    - Mode 2 : 16-bit timer with a programmable prescaler
    - Mode 3 : 16-bit counter
    - The resolution of Timer is fixed to 1 tCYC.
- Timer 1 : 16-bit timer / PWM
  - Mode 0 : Two 8-bit timers
  - Mode 1 : 8-bit timer + 8-bit PWM
  - Mode 2 : 16-bit timer
  - Mode 3 : Variable-bit PWM (9 to 16 bits)

In Mode 0 and Mode 1, the resolution of Timer and PWM is tCYC.

- In Mode 2 and Mode 3, the resolution of Timer and PWM can be selected with program : tCYC or 1/2tCYC.
- (10) Remote-controlled receiver circuit (shares with the P73/INT3/T0IN terminal)
  - Noise rejection function
  - Polarity switching
- (11) Watchdog timer

External RC circuit is required Interrupt or system reset is selectable

- (12) Interrupt system
  - 12-source 10-vectored interrupts:
    - 1. External interrupt INT0
    - 2. External interrupt INT1
    - 3. External interrupt INT2, Timer/counter T0L (lower 8 bits)
    - 4. External interrupt INT3
    - 5. Timer/counter T0H (upper 8 bits)
    - 6. Timer T1H, T1L
    - 7. Serial interface 0 (SIO0)
    - 8. Data slicer
    - 9. Vertical synchronous signal interrupt  $(\overline{VS})$
    - 10. Port 0
  - Interrupt priority control available

Three interrupt priorities are supported (low, high and the highest) and multilevel nesting is possible. Low or high priority can be assigned to the interrupts from 3 to 10 listed above. To the external interrupt INT0 and INT1, high or the highest priority can be given.

- (13) Subroutine stack levels
  - A maximum of 128 levels (Set the stack inside a RAM)
- (14) Multiplication/division instruction
  - 16 bits  $\times$  8 bits (7-instruction cycle times)
  - 16 bits / 8 bits (7-instruction cycle times)

#### (15) 3 oscillation circuits

- On-chip RC ocscillation circuit for the system clock
- On-chip CF oscillation circuit for the system clock
- On-chip LC oscillation circuit for the CRT synchronization

#### (16) Standby function

- HALT mode function

The HALT mode is used to reduce the power dissipation. In this mode, the program execution is stopped. This mode can be released by the interrupt request signal or the system reset.

- HOLD Mode

The HOLD mode is used to stop oscillations ; the RC (internal) and the ceramic oscillations.

- This mode can be released by the following operations.
- Set the reset terminal ( $\overline{\text{RES}}$ ) to low level.
- Feed the selected level to either P70/INT0 or P71/INT1.
- Feed the Port 0 interrupt condition.

#### (17) Factory shipment

DIP52S

- (18) Development Tool
  - : LC866098 - Evaluation chip
  - EPROM with a Window
  - : LC86E4332 : LC86P4332 - One time ROM version
  - Emulator
- : EVA86000 (Main) + ECB864300 (Evaluation board) + POD864100 (Pod)

### System Block Diagram



## **Pin Assignment**

P10/S00	þ	1		52	þ	P07
P11/SI0/SB0	Γ	2		51		P06
P12/SCK0	С	3		50	þ	P05
P13	C	4		49		P04
P14	Ц	5		48	Þ	P03
P15	q	6		47	þ	P02
P16	C	7		46		P01
P17/PWM	С	8		45		P00
DVSS	d	9		44	þ	P73/INT3/TOIN
CF1	Ц	10		43		P72/INT2/T0IN
CF2	C	11		42	þ	P71/INT1
DVDD	С	12		41	Þ	P70/INT0
P90/AN0		13		40		PWM9
P91/AN1		14		39		PWM8
P92/AN2	Ц	15		38		PWM7
P93/AN3	þ	16		37	þ	РѠМб
RES	Ľ	17		36	þ	PWM5
LC1	C	18		35		PWM4
LC2	C	19		34		PWM3
FILT	q	20		33	Þ	PWM2
AVDD	þ	21		32		PWM1
AVSS	С	22		31	þ	PWM0
CVIN	С	23		30	þ	BL
VS	d	24		29	þ	В
HS		25		28	þ	G
I	Ц	26		27	þ	R
					1	

Top view

### **Pin Description**

• Port option can be specified in bit units except the pull-up resistor selection of port 0.

Pin Description Table

DVSS	9         10         11         12         17         18         19         20         21         22         23         24         25         26         27         28         29         30         31 to 40	Input Output Output Input Input Output Output Input Input Input Output Output Output Output Output	Negative         Input terr         Output terr         Positive         Reset terr         LC oscilla         Filter terr         Positive         Negative         Video sig         Vertical s         Horizonta         Red (R)         Green (G         Blue (B)         Fast blar	power sup minal for co power sup minal for power sup minal ation circui ation circui minal for P power sup power sup power sup gnal input t synchroniz al synchroniz tensity out boutput term b) output term king contr	oply for digita eramic resor ceramic resor ply for digita it input termi it output term LL ply for analo oply for analo oply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE	al circuit nator onator I circuit nal ninal g circuit og circuit og circuit al input terminal al input terminal e image output GB image output					
CF1         CF2         DVDD         RES         LC1         LC2         FILT         AVDD         AVSS         CVIN         VS         HS         I         R         G         B         BL         PWM0         to PWM9         Port 0         P00 to P07         4	10 11 12 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 to 40	Input Output Input Input Output Output Output Input Input Input Output Output Output Output	Input terr Output ter Positive   Reset ter LC oscilla LC oscilla Filter terr Positive   Negative Video sig Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	minal for co erminal for power sup minal ation circui ation circui minal for P power sup power sup power sup power sup al input t synchroniz: al synchroniz: al synchroniz: boutput term b) output term king contr	eramic resor ceramic resor ply for digita it input termi it output termi LL ply for analo oply for analo oply for analo oply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE	ator onator I circuit nal ninal g circuit og circuit input terminal al input terminal i image output GB image output					
CF2DVDDRESLC1LC2FILTAVDDAVSSCVINVSHSIRGBBLPWM0to PWM9Port 0P00 to P074P10 to P17	11 12 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 to 40	Output Input Input Output Output Unput Input Input Input Output	Output te Positive   Reset ter LC oscilla Filter terr Positive   Negative Video sig Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	erminal for power sup minal ation circui ation circui ation circui minal for P power sup power sup power sup gnal input t synchroniza al synchroniza al synchroniza boutput term b) output term sking contr	ceramic reso ply for digita it input termi it output term LL ply for analo pply for analo pply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE	onator I circuit nal ninal g circuit og circuit input terminal al input terminal i image output GB image output					
DVDDRESLC1LC2FILTAVDDAVSSCVINVSHSIRGBBLPWM0to PWM9Port 0P00 to P074Port 1P10 to P17	12 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 to 40	Input Input Output Output Output Input Input Input Output Output Output Output	Positive   Reset ter LC oscilla Filter terr Positive   Negative Video sig Vertical s Horizonta Image in Red (R) 0 Green (G Blue (B) Fast blar Switch T	power sup minal ation circui ation circui minal for P power sup power sup power sup anal input t synchroniz al synchroniz tensity out poutput term output term king contr	ply for digita it input termi it output term LL ply for analo oply for analo oply for analo erminal ation signal nization sign put ninal of RGB erminal of RGE	I circuit nal ninal g circuit og circuit input terminal al input terminal e image output GB image output					
RESLC1LC2FILTAVDDAVSSCVINVSHSIRGBBLPWM0to PWM9Port 0P00 to P074P10 to P17	17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 to 40	Input Input Output Output Input Input Input Output Output Output Output	Reset ter LC oscilla Filter terr Positive Video sig Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	minal ation circui ation circui minal for P power sup power sup gnal input t synchroniza al synchroniza al synchroniza boutput term b) output term sking contr	it input termi it output term LL ply for analo pply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE	nal ninal g circuit og circuit input terminal al input termina - image output GB image output					
LC1LC2FILTAVDDAVSSCVINVSHSIRGBBLPWM0to PWM9Port 0P00 to P074P10 to P17	18 19 20 21 22 23 24 25 26 27 28 29 30 31 to 40	Input Output Output Input Input Input Output Output Output Output	LC oscilla LC oscilla Filter terr Positive Negative Video sig Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	ation circui ation circui minal for P power sup power sup gnal input t synchroniz al synchroniz tensity out boutput term output term king contr	it input termi it output term LL ply for analo oply for analo oply for analo rerminal ation signal nization sign put ninal of RGB erminal of RGB	nal ninal g circuit og circuit input terminal al input termina • image output GB image outpu					
LC2FILTAVDDAVSSCVINVSIRGBBLPWM0to PWM9Port 0P00 to P074P10 to P17	19 20 21 22 23 24 25 26 27 28 29 30 31 to 40	Output Output — Input Input Input Output Output Output Output Output	LC oscilla Filter terr Positive   Negative Video sig Vertical s Horizonta Image in Red (R) 0 Green (G Blue (B) Fast blar Switch T	ation circui minal for P power sup power sup gnal input t synchronize al synchrori tensity out poutput tern 6) output tern sking contr	it output tern LL ply for analo pply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE ninal of RGE	ninal g circuit og circuit input terminal al input termina i image output GB image outpu					
FILTAVDDAVSSCVINVSHSIRGBBLPWM0to PWM9Port 0P00 to P074Port 1P10 to P17	20 21 22 23 24 25 26 27 28 29 30 31 to 40	Output — Input Input Input Output Output Output Output Output Output Output	Filter terr Positive   Negative Video sig Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	minal for P power sup gnal input t synchroniz: al synchroniz tensity out output term b) output term sking contr	LL ply for analo oply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE ninal of RGE	g circuit og circuit input terminal al input termina image output GB image outpu					
AVDDAVSSCVINVSIRGBBLPWM0to PWM9Port 0P00 to P074P10 to P17	21 22 23 24 25 26 27 28 29 30 31 to 40	Input Input Input Output Output Output Output Output	Positive   Negative Video sig Vertical s Horizonta Image in Red (R) ( Green (C Blue (B) Fast blar Switch T	power sup power sup gnal input t synchronize al synchronize tensity out poutput tern 6) output tern sking contr	ply for analo oply for analo erminal ation signal i nization sign put ninal of RGB erminal of RGE ninal of RGE	g circuit og circuit input terminal al input termina image output GB image outpu					
AVSSCVINVSHSIRGBBLPWM010POT 0P00 to P074Port 1P10 to P17	22 23 24 25 26 27 28 29 30 31 to 40	Input Input Input Output Output Output Output Output	Negative Video sig Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	power sup gnal input t synchroniz: al synchror tensity out boutput term b) output ter output term king contr	oply for anal- erminal ation signal i nization sign put ninal of RGB erminal of RGE ninal of RGE	og circuit input terminal al input termina image output GB image outpu					
CVINVSHSIRGBBLPWM0to PWM9Port 0P00 to P074Port 1P10 to P17	23 24 25 26 27 28 29 30 31 to 40	Input Input Output Output Output Output Output	Video sig Vertical s Horizonta Image in Red (R) o Green (C Blue (B) Fast blar Switch T	gnal input t synchronize al synchror tensity out output tern 6) output tern sking contr	erminal ation signal i nization sign put ninal of RGB erminal of RGE ninal of RGE	input terminal al input termina image output GB image outpu					
VSHSIRGBBLPWM010POVM9Port 0P00 to P074Port 1P10 to P17	24 25 26 27 28 29 30 31 to 40	Input Input Output Output Output Output Output	Vertical s Horizonta Image in Red (R) Green (G Blue (B) Fast blar Switch T	synchroniz al synchror tensity out output tern 6) output ter output tern sking contr	ation signal i nization sign put ninal of RGB erminal of RG ninal of RGE	nput terminal al input termina image output GB image outpu					
HSIRGBBLPWM0 to PWM93 to PWM9Port 0 P00 to P07P00 to P074Port 1 P10 to P17	25 26 27 28 29 30 31 to 40	Input Output Output Output Output Output	Horizonta Image in Red (R) & Green (G Blue (B) Fast blar Switch T	al synchror tensity out output tern ) output ter output terr king contr	nization sign put ninal of RGB erminal of RG ninal of RGE	al input termina image output GB image outpu	•				
I         R           R         G           B         B           BL         2           PWM0         3           to PWM9         3           Port 0         Port 0           P00 to P07         4           Port 1         P10 to P17	26 27 28 29 30 31 to 40	Output Output Output Output Ouptut	Image in Red (R) ( Green (C Blue (B) Fast blar Switch T	tensity out output tern 6) output te output terr output contr	put ninal of RGB erminal of RC ninal of RGE	image output GB image outpu					
RGBBLPWM0to PWM9Port 0P00 to P074Port 1P10 to P17	27 28 29 30 31 to 40	Output Output Output Ouptut	Red (R) Green (G Blue (B) Fast blar Switch T	output tern 6) output te output terr aking contr	ninal of RGB erminal of RC ninal of RGE	image output GB image outpu					
G         B           BL         BL           PWM0         3           to PWM9         3           Port 0         Port 0           P00 to P07         4           Port 1         P10 to P17	28 29 30 31 to 40	Output Output Ouptut	Green (G Blue (B) Fast blar Switch T	<li>B) output terr output terr nking contr</li>	erminal of RC ninal of RGE	GB image outpu					
BBLPWM03to PWM9Port 0P00 to P074Port 1P10 to P17	29 30 31 to 40	Output Ouptut	Blue (B) Fast blar Switch T	output terr	minal of RGE		L				
BL     3       PWM0     3       to PWM9     3       Port 0     4       P00 to P07     4       Port 1     7       P10 to P17	30 31 to 40	Ouptut	Fast blar Switch T	nking contr	ol signal	3 image output					
PWM0 to PWM9         3           Port 0         P00 to P07         4           P00 to P07         4           Port 1         P10 to P17	31 to 40	Output	1	V image si							
Port 0 P00 to P07 4 Port 1 P10 to P17		Output	PWM0 to 15 V with	PWM0 to 9 output terminal 15 V withstand							
Port 1 P10 to P17	45 to 52	I/O	8-bit Inpu Input/out HOLD re Interrupt	8-bit Input/output port Input/output can be specified in nibble units HOLD release input Interrupt input							ovided
	1 to 8	I/O	8-bit Inpu Input/out Other fur P10 P11 P12 P17	8-bit Input/output port       Output         Input/output can be specified in bit units.       Output         Other function       (in bit         P10       SIO0 data output         P11       SIO0 data input / bus input / output         P12       SIO0 clock input / output							)
Port 7 P70 P71 to P73 4	41 42 to 44	I/O Input	4-bit inpu Other fur P70 P71 P72 P73 Interrupt INT0 INT1 INT2	INTO input Nch-trans INT1 input INT2 input INT3 input timer 0 e receiver for Rising enable enable enable	ut / HOLD re sistor output ut / HOLD re ut / timer 0 e ut (noise reje vent input ormat vector Falling enable enable enable	lease input / for watchdog til lease input vent input ection filter attac address Rising/falling disable disable enable	ner hed input) H level enable disable	/ L ei di	Pull-u provid (in bit level nable nable	Vector 03H 13H	rovided

Pin name	Pin No.	I/O	Function Description	Option
Port 9			4-bit input port	
P90 to P93	13 to 16	Input	Other function	
			AD converter input port (4 lines)	

• Any port option can be selected in bit units.

• Port 0 portion : Pull-up resistor is provided when CMOS output is selected.

The pull-up resister is not provided when N-ch Open Drain is selected.

- Port 1 option : Programmable pull-up resister is provided when any output form is selected.
- Port status during reset

Terminal	I/O	Pull-up resistor status at selecting pull-up option
Port 0	Input	Pull-up resistor OFF, ON after reset release
Port 1	Input	Programmable pull-up resistor OFF
Port 7	Input	Fixed pull-up resistor provided

• AVDD and AVSS are the power supply terminals for built-in analog circuit. DVDD and DVSS are the power supply terminals for built-in digital circuit. Connect them like the following figure to reduce the mutual noise-influence.



# **Specifications**

## 1. Absolute Maximum Ratings at Ta=25 $^\circ C$ , $V_{SS}$ = 0 V

Paran	neter	Symbol	Pins	Conditions			Rating	S	Unit
					Vdd [V]	min	typ	max	
Supply ve	oltage	V <sub>DD</sub> max	DVDD, AVDD	DVDD = AVDD		-0.3		+7.0	V
Input volt	tage	Vı(1)	• P71, 72, 73 • Port 9 • RES, HS, VS, CVIN			-0.3		Vdd+0.3	
Output v	voltage	Vo(1)	R, G, B, BL, I, FILT			-0.3		VDD+0.3	
		Vo(2)	PWM0 to PWM9			-0.3		+15	
Input/out voltage	put	Vio	Ports 0, 1, P70			-0.3		V <sub>DD</sub> +0.3	
High- level output	Peak output current	Юрн(1)	Ports 0, 1	<ul><li>Pull-up MOS transistor output</li><li>At each pin</li></ul>		-2			mA
current		Іорн(2)	Ports 0, 1	<ul><li>CMOS output</li><li>At each pin</li></ul>		-4			
To		Іорн(3)	R, G, B, BL, I	<ul><li>CMOS output</li><li>At each pin</li></ul>		-5			
	Total	∑I <sub>OAH</sub> (1)	Port 1	The total of all pins		-10			
	output	∑I <sub>OAH</sub> (2)	Port 0	The total of all pins		-10			
	Guiront	∑I <sub>OAH</sub> (3)	R, G, B, BL, I	The total of all pins		-15			
Low-	Peak	I <sub>OPL</sub> (1)	Ports 0, 1	At each pin				20	
	current	I <sub>OPL</sub> (2)	P70	At each pin				30	
current		I <sub>OPL</sub> (3)	• R, G, B, BL, I • PWM0 to PWM9	At each pin				5	
	Total	∑Ioal(1)	Port 0	The total of all pins				40	
	output	∑loal(2)	Port 1, P70	The total of all pins				40	
	current	∑Ioal(3)	R, G, B, BL, I	The total of all pins				15	
		∑loal(4)	PWM0 to PWM9	The total of all pins				30	
Maximum dissipatio	n power on	Pd max	DIP52S	Ta = −30 to +70°C				430	mW
Operating temperat	g ure range	Topr				-30		+70	°C
Storage temperat	ure range	Tstg				-55		+150	

\* DVSS and AVSS must be supplied the same voltage, Vss. DVDD and AVDD must be supplied the same voltage,  $V_{DD}$ .

$$\label{eq:VSS} \begin{split} V_{SS} &= DVSS = AVSS \\ V_{DD} &= DVDD = AVDD \end{split}$$

# 2. Recommended Operating Range at Ta = $-30^{\circ}C$ to $+70^{\circ}C$ , $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions			Ratings	;	Unit
				V <sub>DD</sub> [V]	min	typ	max	
Operating supply voltage range	V <sub>DD</sub>	DVDD, AVDD	0.97 μs ≤ tCYC tCYC ≤ 1.02 μs		4.5		5.5	V
Hold voltage	V <sub>HD</sub>	DVDD, AVDD	RAMs and the registers hold data at HOLD mode.		2.0		5.5	
Input high-level	V <sub>IH</sub> (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	0.6V <sub>DD</sub>		V <sub>DD</sub>	
voltage	V <sub>IH</sub> (2)	• Port 1 (Schmitt) • P72, 73 • HS, VS	Output disable	4.5 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (3)	P70 port input / interrupt     P71 RES (Schmitt)	Output N-channel transistor OFF	4.5 to 5.5	0.75V <sub>DD</sub>		V <sub>DD</sub>	
	V <sub>IH</sub> (4)	P70 Watchdog timer input	Output N-channel transistor OFF	4.5 to 5.5	V <sub>DD</sub> -0.5		V <sub>DD</sub>	
	V <sub>IH</sub> (5)	Port 9 port input		4.5 to 5.5	0.7V <sub>DD</sub>		V <sub>DD</sub>	
Input low-level	V <sub>IL</sub> (1)	Port 0 (Schmitt)	Output disable	4.5 to 5.5	V <sub>SS</sub>		$0.2V_{DD}$	
Input low-level voltage	V <sub>IL</sub> (2)	Port 1 (Schmitt)     P72, 73     HS, VS     Port 9	Output disable	4.5 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (3)	P70 port input / interrupt     P71     RES (Schmitt)	N-channel transistor OFF	4.5 to 5.5	V <sub>SS</sub>		0.25V <sub>DD</sub>	
	V <sub>IL</sub> (4)	P70 Watchdog timer input	N-channel transistor OFF	4.5 to 5.5	V <sub>SS</sub>		0.6V <sub>DD</sub>	
	V <sub>IL</sub> (5)	Port 9 port input		4.5 to 5.5	V <sub>SS</sub>		0.3V <sub>DD</sub>	
CVIN input amplitude	V <sub>CVIN</sub>	CVIN		5.0	1Vp-p –3dB	1Vp-p	1Vp-p +3dB	Vp-p
Operation cycle	tCYC(1)		OSD function	4.5 to 5.5	0.97	1	1.02	μs
time	tCYC(2)		Except OSD function	4.5 to 5.5	0.97		40	

\* Vp-p : Peak-to-peak voltage

Parameter	Symbol	Pins	Conditions			Ratings	;	Unit
				V <sub>DD</sub> [V]	min	typ	max	
Oscillation frequency range (Note 1)	FmCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 1.	4.5 to 5.5	11.76	12	12.24	MHz
	FmCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 1.		11.84	12.08	12.32	
	FmLC	LC1, LC2	14.11 MHz (LC oscillation) Refer to Figure 2.	4.5 to 5.5		14.11		
	FmRC		RC oscillation	4.5 to 5.5	0.3	0.8	2.0	
Oscillation stable time period (Note 2)	tmsCF(1)	CF1, CF2	12 MHz (ceramic resonator oscillation) Refer to Figure 3.	4.5 to 5.5		0.02	0.2	ms
	tmsCF(2)		12.08 MHz (ceramic resonator oscillation) Refer to Figure 3.			0.02	0.2	

(Note 1) Refer to Table 1 and 2 for the oscillation constant.

(Note 2) The oscillation stable time is a period necessary for the oscillation to be stable after the power first applied, the HOLD mode released the main-clock oscillation stop instruction released. Refer to the Figure 3 for details.

# 3. Electrical Characteristics at Ta = $-30^\circ C$ to $+70^\circ C$ , $\,V_{SS}$ = 0 V

Parameter	Symbol	Pins	Conditions			Ratings		Unit
				V <sub>DD</sub> [V]	min	typ	max	
Input high-level current	Ін(1)	Port 1     Port 0 without     pull-up MOS     transistor	<ul> <li>Output disable</li> <li>Pull-up MOS transistor OFF</li> <li>V<sub>IN</sub> = V<sub>DD</sub> (including the off-leak current of the output transistor)</li> </ul>	4.5 to 5.5			1	μΑ
	lıн(2)	<ul> <li>Port 7 without pull-up MOS transistor</li> <li>Port 9</li> <li>RES</li> <li>HS, VS</li> </ul>	Vin = Vdd	4.5 to 5.5			1	
Input low-level current	lı∟(1)	<ul> <li>Port 1</li> <li>Port 0 without pull-up MOS transistor</li> </ul>	Output disable     Pull-up MOS     transistor OFF     V <sub>IN</sub> = V <sub>SS</sub> (including the off-leak     current of the output     transistor)	4.5 to 5.5	-1			
	I <sub>IL</sub> (2)	Port 7 without pull-up MOS transistor Port 9	V <sub>IN</sub> = V <sub>SS</sub>	4.5 to 5.5	-1			
	I <sub>IL</sub> (3)	• RES • HS, VS	$V_{IN} = V_{SS}$	4.5 to 5.5	-1			
Output high-level voltage	Vон(1)	CMOS output of ports 0, 1	I <sub>OH</sub> = -1.0 mA	4.5 to 5.5	V <sub>DD</sub> -1			V
	Vон(2)	R, G, B, BL, I	lон = -0.1 mA	4.5 to 5.5	V <sub>DD</sub> -0.5			
Output low-level	Vol(1)	Ports 0, 1	I <sub>OL</sub> = 10 mA	4.5 to 5.5			1.5	
voltage	Vol(2)	Ports 0, 1	<ul> <li>I<sub>OL</sub> = 1.6 mA</li> <li>The total current of the ports 0, 1 is 40 mA or less.</li> </ul>	4.5 to 5.5			0.4	
	Vo∟(3)	• R, G, B, BL, I • PWM0 to PWM9	<ul> <li>I<sub>OL</sub> = 3.0 mA</li> <li>The current of any unmesured pin is 3 mA or less.</li> </ul>	4.5 to 5.5			0.4	
	Vol(4)	P70	IoL = 1 mA	4.5 to 5.5			0.4	
Pull-up MOS transistor resistance	Rpu	• Ports 0, 1 • Port 7	V <sub>OH</sub> = 0.9 V <sub>DD</sub>	4.5 to 5.5	13	38	80	kΩ
Output off-leakage current	loff	PWM0 to PWM9	Vout = 13.5 V	4.5 to 5.5			5	μΑ
Hysteresis voltage	V <sub>HIS</sub>	Ports 0, 1     Port 7     RES     HS, VS	Output disable	4.5 to 5.5		0.1V <sub>DD</sub>		V

Parameter	Symbol	Pins	Conditions			Ratings	3	Unit
				V <sub>DD</sub> [V]	min	typ	max	
Input clamp voltage	V <sub>CLMP</sub>	CVIN		5.0	2.3	2.5	2.7	V
Pin capacitance	CP	All pins	• f = 1MHz • Unmeasured terminals for the input are set to $V_{SS}$ level. • Ta = 25°C	4.5 to 5.5		10		pF

# 4. Serial Input/Output Characteristics at $Ta=-30^{\circ}C$ to $+70^{\circ}C$ , $~V_{SS}=0~V$

Par	ameter		Symbol	Pins	Conditions			Ratings	6	Unit
						Vdd [V]	min	typ	max	
		Cycle	tCKCY(1)	• SCK0	Refer to Figure 5.	4.5 to 5.5	2			tCYC
	ut clock	Low level pulse width	tCKL(1)	• SCLK0			1			
clock	dul	High level pulse width	tCKH(1)				1			
erial		Cycle	tCKCY(2)	• SCK0	<ul> <li>Use an external</li> </ul>	4.5 to 5.5	2			
S	out clock	Low level pulse width	tCKL(2)	• SCLK0	pull-up resistor (1 kΩ) when an open drain output • Refer to Figure 5.			1/2tCKCY		
	d fn O Data :	High level pulse width	tCKH(2)	-				1/2tCKCY		
input	Data set-up time		tICK	• SI0	Set to the rise of SCK0	4.5 to 5.5	0.1			μs
Serial	Data time	hold	tCKI	-	Refer to Figure 5.	4.5 to 5.5	0.1			
output Se	time Output delay time (External serial clock)		tCKO(1)	• SO0	<ul> <li>Use an external pull-up resistor (1 kΩ) when an open drain output.</li> </ul>	4.5 to 5.5			7/12tCYC +0.2	μs
Serial	Output delay time (Internal serial clock)		tCKO(2)		Set to the fall of SCK0     Refer to Figure 5.	4.5 to 5.5			1/3tCYC +0.2	

5.	<b>Pulse Input</b>	<b>Conditions</b> at Ta =	$= -30^{\circ}$ C to $+70^{\circ}$ C,	$\mathbf{V}_{\mathbf{SS}} = 0 \mathbf{V}$
----	--------------------	---------------------------	---------------------------------------	---

Parameter	Symbol	Pins	Conditions		Ratings		Unit	
				V <sub>DD</sub> [V]	min	typ	max	
High/low level pulse width	tPIH(1) tPIL(1)	• INT0, INT1 • INT2/T0IN	Interrupt acceptable     Timer0-countable	4.5 to 5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3/T0IN (The noise rejection clock is set to 1/1)	<ul> <li>Interrupt acceptable</li> <li>Timer0-countable</li> </ul>	4.5 to 5.5	2			
	tPIH(3) tPIL(3)	INT3/T0IN (The noise rejection clock is set to 1/16)	<ul> <li>Interrupt acceptable</li> <li>Timer0-countable</li> </ul>	4.5 to 5.5	32			
	tPIL(4)	RES	Reset acceptable	4.5 to 5.5	200			μs
	tPIH(5) tPIL(5)	HS, VS	Display position controllable Each active edge of HS, VS must be more than 1tCYC. Refer to Figure 7.	4.5 to 5.5	10			tCYC
Rising/falling time	tTHL tTLH	HS	Refer to Figure 7.	4.5 to 5.5			500	ns
Horizontal pull-in range	FH	HS	The monitor point in Figure 10 is 1/2 V <sub>DD</sub> .	4.5 to 5.5	15.23	15.73	16.23	kHz

# 6. A/D Converter Characteristics at $Ta=-30^\circ C$ to $+70^\circ C, \ V_{SS}=0 \ V$

Parameter	arameter Symbol Pins Conditions			Ratings			Unit	
				V <sub>DD</sub> [V]	min	typ	max	
Resolution	N			4.5 to 5.5		5		bit
Absolute precision	ET	(Note 3)		4.5 to 5.5		±1/4	±3/4	LSB
Conversion time	tCAD	From Vref selection to when the result is output	1 bit conversion time = 2tCYC	4.5 to 5.5		2		μs
Reference current	I <sub>REF</sub>		(Regulate the ladder resistor)	4.5 to 5.5		1.0	2.0	mA
Analog input voltage range	V <sub>AIN</sub>	AN0 to AN3		4.5 to 5.5	V <sub>SS</sub>		V <sub>DD</sub>	V
Analog port input	I <sub>AINH</sub>	-	$V_{AIN} = V_{DD}$	4.5 to 5.5			1	μA
current	I <sub>AINL</sub>		$V_{AIN} = V_{SS}$	4.5 to 5.5	-1			

(Note 3) Absolute precision excepts quantizing error ( $\pm 1/2$  LSB).

# 7. Current Drain Characteristics at $Ta=-30^{\circ}C$ to $+70^{\circ}C$ , $~V_{SS}=0~V$

Parameter	Symbol	Pins	Conditions		Ratings			Unit
				Vdd [V]	min	typ	max	
Current drain during basic operation (Note 4)	Iddop(1)	DVDD, AVDD	<ul> <li>FmCF = 12 MHz or FmCF = 12.08 MHz When ceramic resonator oscillation</li> <li>FmLC = 14.11 MHz When LC oscillation</li> <li>System clock : CF oscillation</li> <li>Internal RC oscillation stops</li> </ul>	4.5 to 5.5		16	28	mA
Current drain in HALT mode (Note 4)	Iddhalt(1)	DVDD, AVDD	<ul> <li>HALT mode</li> <li>FmCF = 12 MHz or FmCF = 12.08 MHz When ceramic resonator oscillation</li> <li>FmLC = 0 Hz (When oscillation stops)</li> <li>System clock : CF oscillation</li> <li>Internal RC oscillation stops.</li> </ul>	4.5 to 5.5		5	10	mA
	Iddhalt(2)	DVDD, AVDD	<ul> <li>HALT mode</li> <li>FmCF = 0 MHz (When oscillation stops)</li> <li>FmLC = 0 Hz (When oscillation stops)</li> <li>System clock : Internal RC</li> </ul>	4.5 to 5.5		600	1200	μΑ
Current drain in HOLD mode (Note 4)	IDDHOLD	DVDD, AVDD	HOLD mode     All oscillation stops.	4.5 to 5.5		0.05	20	μΑ

Note 4 : The currents to the output transistors and the pull-up MOS transistors are ignored.

Oscillation types	Manufacturer	Oscillator	C1	C2
12 MHz ceramic resonator	Murata	CSA12.0MTZ	33 pF	33 pF
oscillation		CST12.0MTW	on chip	
	Kyocera	KBR-12.0M	33 pF	33 pF
12.08 MHz ceramic resonator	Murata	CSA12.0MTZ021	33 pF	33 pF
oscillation	Kyocera	KBR-12.08M	33 pF	33 pF

\* Both C1 and C2 must use a K rank ( $\pm 10\%$ ) and SL characteristics.

#### Table 1. Ceramic Resonator Oscillation Guaranteed Constant (main-clock)

Oscillation type	L	C3	C4
14.11 MHz LC oscillation	4.7 μΗ	33 pF	45 pF (Trimmer)
	4.7 μH ±10%	33 pF	33 pF
	(Variable)		

\* See Figures 11 and 12.

#### Table 2. LC oscillation Guaranteed Constant (OSD clock)

(Notes) • Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest pattern length.

- If you use other oscillators than those shown above, we provide no guarantee for the characteristics.
- Adjust the voltage of monitor point in figure 10 to 1/2  $V_{DD} \pm 10\%$  by the LC oscillation constant 'L' or 'C' to lock the PLL circuit.





OSD clock
Figure 2 LC Resonator Oscillation

Main clock
Figure 1 Ceramic Resonator Oscillation



Figure 3 Oscillation Stable Time



Figure 4 Reset Circuit



<AC timing point >



Figure 5 Serial Input/output Test Condition







(b) In case of active high

Figure 7 Pulse Input Timing Condition - 2



Figure 8 Recommended Interface Circuit



Figure 9 CVIN Recommended Circuit



Figure 10 FILT Recommended Circuit

(Note) • Place the parts connected FILT terminal as close to the FILT as possible with the pattern length on the board.



Figure 11 FILT-LC Oscillation Frequency(1)



Figure 12 FILT-LC Oscillation Frequency(2)

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.
- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.