

LC7070N, 7070NM, 7071NM

Sync and Error Detection & Correction ICs for RDS

Overview

The LC7070N, LC7070NM and LC7071NM CMOS Sync and Error Detection & Correction ICs are designed for use in the RDS (Radio Data System) implemented by the EBU (European Broadcasting Union). RDS is used to multiplex various data on the FM broadcast signal.

When used with the SANYO LA2231 RDS Decoder IC, a simplified processor can be designed for demodulation, synchronization, and error detection & correction of the data multiplexed on the FM broadcast, significantly reducing the front-end load on the system controller.

The data with adjusted sync are obtained as a serial signal output which can be passed to the system controller for processing.

LC7070 \times devices are fabricated using a low-power CMOS process and are available in 18-pin plastic DIPs and MFPs with and without output pull-ups.

Features

- Group synchronization.
- Selectable error detection & correction.
- Serial data output.
- Selectable serial data clock polarity.
- Block DATA START signal output.
- Low-power CMOS.
- Single +5V supply.
- 18-pin plastic DIP or MFP.
- Optional pull-ups on serial data outputs.


Type No.	Package	Output Pull-up
LC7070N	DIP18	No
LC7070NM	MFP18	No
LC7071NM	MFP18	Yes*

^{*:} Only 3 pins for serial data output

Package Dimensions


unit:mm

3007B-DIP18




unit:mm

3095-MFP18



- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

Pin Assignment



Specifications

Absolute Maximum Ratings at Ta = 25°C, $V_{SS} = 0V$

Parameter	Parameter Symbol Conditions		Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	V
Output voltage	V _{O1}	OSC2	−0.3 to V _{DD} +0.3	V
	V _{I1}	OSC1 (See Note 1.)	-0.3 to V _{DD} +0.3	V
Input voltage	V _{I2}	TEST, RES	−0.3 to V _{DD} +0.3	V
	V _{I3}	IN type 1 (See Note 2.)	-0.3 to +15	V
Output voltage	tage V _{O2} OUT type 1, 2 (See Note 2.)		-0.3 to +15	V
Peak output current	l _{OP}	Peak current for each pin: OUT type 1, 2 (See Note 2.)	−2 to +20	mA
Average output voltage	IOA	IOA Average current for each pin: OUT type 1, 2 (See Note 2.)		mA
(100ms interval)	I _{OA}	Total current for all pins: OUT type 1, 2 (See Note 2.)	-14 to +90	mA
Allowable power dissipation	Pd max	Ta=-40 to +85°C: DIP package	280	mW
	Pulliax	Ta=-40 to +85°C: MFP package (See Note 3.)	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Allowable Operating Conditions at Ta = -40 to +85°C, $V_{SS} = 0V$, $V_{DD} = 4.5$ to 6.0V, unless otherwise specified.

Parameter	Symbol	Symbol Conditions	Ratings			Unit
Farameter	Symbol		min	typ	max	Offic
Operating supply voltage	V _{DD}	V _{DD}	4.5		6.0	V
long thigh lovel veltage	V _{IH1}	IN type 1 (See Note 2.)	0.7V _{DD}		13.5	V
Input high-level voltage	V _{IH2}	RES	0.8V _{DD}		V_{DD}	V
	V _{IL1}	IN type 1 (See Note 2.)	V _{SS}		0.3V _{DD}	V
Input low-level voltage	V _{IL2}	TEST	Vss		0.3V _{DD}	V
	V _{IL3}	RES	VSS		0.25V _{DD}	V
Guaranteed constants for ceramic resonator oscillation		See Figure 1: OSC1, OSC2	See table	1.		

LC7070N, 7070NM, 7071NM

Electrical Characteristics at Ta = -40 to +85°C, $V_{SS} = 0V$, $V_{DD} = 4.5$ to 6.0V, unless otherwise specified.

Parameter	Symbol	Conditions	Ratings			Unit
r alametei	Symbol		min	typ	max	O IIII
Input high-level current	l _{IH1}	V _{IN} =13.5V: IN type 1 (See Note 2.)			5.0	μA
Input low-level current	I _{IL1}	V _{IN} =V _{SS} : IN type 1 (See Note 2.)	-1.0			μA
Input low-level current	I _{IL2}	V _{IN} =V _{SS} : RES	-45	-10		μA
Output high-level voltage	V _{OH1}	I _{OH} =-50μA: OUT type 2 (See Note 2.)	V _{DD} -1.2			V
(LC7071NM only)	V _{OH2}	I _{OH} =-10μA: OUT type 2 (See Note 2.)	V _{DD} −0.5			V
	V _{OL1}	I _{OL} =10mA: OUT type 1, 2 (See Note 2.)			1.5	V
Output low-level voltage	V _{OL2}	I _{OL} =1.8mA (See Note 4.): OUT type 1, 2 (See Note 2.)			0.4	V
Output OFF leakage current	l _{OFF1}	V _O =13.5V: OUT type 1, 2 (See Note 2.)			5.0	μA
(LC7071NM is OUT type 1 only.)	l _{OFF2}	V _O =V _{SS} : OUT type 1, 2 (See Note 2.)	-1.0			μA
Hysteresis voltage	V _{HIS}	RES		0.1V _{DD}		V
Current drain (See Note 5.)	I _{DD}	Using circuit shown in Figure 1: V _{DD}		4.0	10	mA
Ceramic resonator oscillation stabilization time	tCFS	See Figure 2: OSC1, OSC2			10	ms
Reset time	tRST		See Figure 3			

(Note 1) Should be sufficient for oscillation amplitude when oscillator circuit shown in Figure 1 is operated at recommended constants.

(Note 2) OUT type 1: ERROR, CORRECTION, RECEIVE


OUT type 2: CLOCK OUT, DATA OUT, DATA START

: CLOCK IN, DATA IN, CORR.SEL, CL.ED.SEL, D.S.CONTROL

(Note 3) Do not use solder dip (dipping in solder tank) when mounting MFP packaged devices to circuit board.

(Note 4) Except for four selectable output pins, other outputs are I_{OL} at less than 1mA.

(Note 5) Current drain with N-channel output transistors OFF, and input and output pin voltages = V_{DD}.



- OSC Stabilized Unstabilized DSC period

Figure 1. Oscillator Circuit

Figure 2. Stabilization Time

_ Lower limit of operating V_{DD}

Table 1. Guaranteed Constants

4MHz	CSA4.00MG (Murata)	C ₁	30 pF ±10%
	CSA4.00IVIG (IVIUIAIA)	C ₂	30 pF ±10%
	KBR4.0M (Kyocera)	C ₁	33 pF ±10%
		C ₂	33 pF ±10%





Figure 3. Reset Circuit

LC7070N, 7070NM, 7071NM


Pin Descriptions

Signal	Pin No.	Input/ Output	Function	State on Reset	
OSC1 OSC2	1 18	Input Output	4MHz ceramic resonator connection.		
CLOCK IN	5	Input	RDS (LA2231) demodulation clock input.	H-level output	
DATA IN	6	Input	RDS (LA2231) demodulation data input.	H-level output	
CORR.SEL	7	Input	Error correction ON/OFF select. Sets/inhibits error correction for RDS demodulation data. Input=0: No correction Input=1: Correction performed	H-level output	
CL.ED.SEL	8	Input	Serial data clock polarity select. Input=0: Serial data output enabled at rising edge of output clock (data update at falling edge). Input=1: Serial data output enabled at falling edge of output clock (data update at rising edge). Note: Set at time of RES input.	H-level output	
D.S.CONTROL	11	Input	Block DATA START signal control. Input=0: All block DATA START signal output. Input=1: Only #2 block DATA START signal output.	H-level output	
RECEIVE	10	Output	Output when receiving RDS data signal. LOW-level during serial data output after sync detection. HIGH-level at other times. Open drain.	H-level output	
CORRECTION	12	Output	Error correction enable. LOW-level if serial data error is corrected or uncorrectable. HIGH-level if no corrections are required. Open drain.	H-level output	
ERROR	13	Output	Error correction enable. LOW-level if there are errors and they are uncorrectable. HIGH-level if there are no errors or correction is completed. Open drain.	H-level output	
DATA START	14	Output	Block DATA START signal for serial data output. Open drain: LC7070N, LC7070NM Pull-up : LC7071NM	H-level output	
DATA OUT	15	Output	Serial data Open drain: LC7070N, LC7070NM Pull-up : LC7071NM	H-level output	
CLOCK OUT	16	Output	Serial data clock Open drain: LC7070N, LC7070NM Pull-up : LC7071NM	H-level output	
RES	4	Input	System reset LOW-level for more than 4 clock cycles.	H-level output	


System Configuration




Timing Charts & Data Format Serial Data Output



Note: All blocks or second block-only output selectable usign D. S. CONTROL input.




Serial Data Output Format




CORR.SEL, D.S.CONTROL Pin Read Timing

• After sync detection

Data received from LA2231




- States CORR. SEL and D. S. CONTROL are read at the start of each RDS demodulation data block. Four consecutive input states are then confirmed, inputs following the fourth are affected.
- During sync detection.




• RED demodulation data bits from LA2231 are read. Four consecutive pin states are confirmed. If all four states are the same, data are input internally.

Serial Data Output Timing (1)




- Serial data outputs from LC7070N, LC7070NM and LC7071NM are delayed one block from the RDS demodulation data from the LA2231.
- When sync is detected, serial data output starts from the beginning of the next group (1 clock cycle).
- ERROR and CORRECTION signal outputs are generated ahead of the serial data output. These outputs are continuous when errors are detected continuously.





2 Timing when there is no DATA START output



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of July, 2001. Specifications and information herein are subject to change without notice.