



# LC7041

## ID LOGIC® Interface with PLL

### Overview

The LC7041 is the central IC to the ID LOGIC Module and Electronic Tuning Radio.

It performs the interface between the receiver's main microprocessor and ID LOGIC's 256kB database ROM and its 2kB update RAM. The LC7041 also contains the Phase-Locked Loop (PLL) circuitry responsible for electronic tuning and it offers several I/O ports.

The LC7041 permits the easy integration of the ID LOGIC Module in a receiver. It contains all the appropriate software to send and receive serial instructions and data to and from the receiver's main microprocessor. An instruction is given simply by having the main microprocessor send a one byte-long function code followed, when necessary, by the appropriate data. Upon execution, the LC7041 returns its response data, if any, to the microprocessor for display or other processing. Further the SUPER DX search control function is added to the LC7041.

#### Note

It is necessary to enter into an "ID LOGIC Licensing Contract" with PRS. Corp. before sample devices can be shipped.

### Functions

- ID LOGIC Status read
  - Read current (receiver) location.
  - Read broadcast station location.
- State/province set
  - Set/read state up.
  - Set/read state down.
- City set (in current state)
  - Set/read city up.
  - Set/read city down.
- Travel
  - 1 grid move north.
  - 1 grid move east.
  - 1 grid move south.
  - 1 grid move west
  - Set preset location (1 of 8).
  - Return to preset location (1 to 8).
- Display main (largest) city in grid.
- DX status and search control
  - Set LCL ON (Local=1 grid search).
  - Set DX ON (DX=9 grid search).
  - Set SUPER DX ON (25 grid search).
- Format scanning
  - Format search up (1 of 7 general format keys) in selected LCL/DX.
  - Search up another format.
  - Write to RAM last station format.
  - Read from RAM last station format.
- User formats
  - Read user format in key (1 of 8 user keys).
  - User format search up (1 of 8 user keys).
  - Search up another user format.
  - Search down another user format.
  - Display user format up (1 of 32 formats).
  - Display user format down.
  - Set user format (1 of 32 formats in 1 of 8 user keys).
  - Write to RAM last station user format.
  - Read from RAM last station user format.
- Prior multi-station
  - Set prior multi-station.
  - Reset prior multi-station.
- Updates (tuning changes)
  - Update mode ON.
  - Update mode cancel.
  - Update mode OFF (completed).
  - Change frequency.
  - Change call sign.
  - Change format up/down.
  - Enter new station.
  - Reset 1 updated station (cancel update).
  - Reset all update stations memories (cancel all updates).
- Tuning (seek or manual)
  - Tune 1 channel up.
  - Tune 1 channel down.
  - Read status upon tuning change (Can be canceled midway by applying a LOW pulse signal (10μs or longer) to the INT pin).

Continued on next page.

■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

- Addition item from LC7040N

- Super DX ON
- Next user format search down.

Elimination item from LC7040N


- ID LOGIC ON/OFF.
- Preset memory with ID LOGIC mode OFF.
- ROM data.
- Initiate user set format.

Alteration item from LC7040N

- Read user format (Unentry is represented by “F-No. – “FF” ”, with format No. being “don’t care”.)
- Set user format (A format entered can be cleared by setting “FF” to F-No.)
- The search method has been changed as follows : The earlier method that 1 of 32 formats is entered for searching has been changed to a new method that 10 of 32 formats are selected and if at least 1 of these 10 formats matches a broadcast station is assumed to exist.

## unit:mm

3159-QIP64E



# LC7041

## Test Circuit

## Backup Mode





Figure 1

## Note









Pins IN1 to IN5, OUT1 to OUT5, D0 to D7, RQ, SI, SO, SCK, ACK and  $\overline{WE}$  are all left open.

## Pin Assignment



Top view







# Pin Functions

Number	Name	I/O	Equivalent circuit	Description
26	IN1	I		Low-threshold input ports. Built-in 100kΩ (typ) pull-down resistance. Input is prohibited when $\overline{\text{HOLD}}$ is LOW.
25	IN2			Main microcontroller serial communications request signal.
24	RQ			Main microcontroller serial communications data input signal.
23	SI			
22	ACK	O		Main microcontroller serial communications acknowledge signal.
21	SO			Main microcontroller serial communications data output signal.
20	OUT3			General-purpose output port.
19	$\overline{\text{WE}}$			RAM write enable signal.
18	$\overline{\text{CE2}}$			RAM control signal.
17	OUT2			General-purpose output port.
16 to 9	D0 to D7	I		ROM and RAM data input pins. Input is prohibited when $\overline{\text{HOLD}}$ is LOW.
6 to 4	IN3 to IN5	I		General-purpose input ports. Input is prohibited when $\overline{\text{HOLD}}$ is LOW.
3	$\overline{\text{INT}}$			Processor interrupt input. Valid for LOW-level pulses of 10 μs or longer. Interrupts are prohibited during backup mode.
8	SCK	O		Main microcontroller serial communications clock signal. N-channel open-drain, high-voltage port for use with a pull-up resistor. High impedance when $\overline{\text{HOLD}}$ goes LOW.
7	OUT4			General-purpose output port. N-channel open-drain, high-voltage port for use with a pull-up resistor. High impedance when $\overline{\text{HOLD}}$ goes LOW.
32 to 49	A17 to A0	O		ROM and RAM address signal.
27	OUT5			General-purpose output ports.
28	OUT1			ROM and RAM control signals.
29	$\overline{\text{CE1}}$			
30	$\overline{\text{CE}}$			
31	$\overline{\text{OE}}$			
51	COM1	O	—	Leave open for normal use.
50	COM2			
57	FMIN	I		FM VCO input. Capacitively couple for normal use.
58	AMIN			AM VCO input. Capacitively couple for normal use.
54	HCTR	I		IF counter input. Capacitively couple for normal use. 0.4 to 12MHz input frequency.


Continued on next page.

# LC7041

Continued from preceding page.

Number	Name	I/O	Equivalent circuit	Description
53	ADI	I		A/D converter input. 6-bit sequential approximation type with full scale (3FH data) of $(63/96) \times V_{DD}$ .
61	AIN	I		LPF amplifier transistor connections.
62	AOUT	O		
60	EO	O		Standard frequency, programmable divider output, phase comparison error output. With built-in charge pump.
55	$\overline{\text{INFF}}$	I		Serial communications speed select. High-speed mode when HIGH, and low-speed mode when LOW.
52	$\overline{\text{HOLD}}$	I		Backup-mode select. Backup mode is selected when LOW. High withstand voltage when synchronized to the main power switch.
1	XIN	I		4.5MHz crystal oscillator connections. With built-in feedback resistor.
64	XOUT	O		
63	TEST1		—	Test pins. Leave open or tie to $V_{SS}$ for normal use.
2	TEST2			
56	$V_{DD}$		—	Supply pins.
59	$V_{SS}$			

# Block Diagram



## Note

HOLD can be placed under microprocessor control to implement time control, immediately after device wake-up, and stable reception.

## Specifications

### Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{DD}$ max		-0.3 to +6.5	V
IN3 to IN5, $\overline{HOLD}$ , ADI, $\overline{INT}$ and $\overline{INFF}$ input voltage	$V_{IN1}$		-0.3 to +13	V
Input voltage for all other inputs	$V_{IN2}$		-0.3 to $V_{DD}+0.3$	V
OUT4, SCK and AOUT output voltage	$V_{OUT1}$		-0.3 to +15	V
Output voltage for all other outputs	$V_{OUT2}$		-0.3 to $V_{DD}+0.3$	V
OUT4 and SCK output current	$I_{OUT1}$		0 to 5	mA
D0 to D7 output current	$I_{OUT2}$		0 to 3	mA
OUT2, OUT3, ACK, SO, $\overline{WE}$ and $\overline{CE2}$ output current	$I_{OUT3}$		0 to 1	mA
AOUT output current	$I_{OUT4}$		0 to 2	mA
Power dissipation	$P_d$ max	$T_{opr} = -40$ to $+85^{\circ}\text{C}$	400	mW
Operating temperature	$T_{opr}$		-40 to +85	$^{\circ}\text{C}$
Storage temperature	$T_{stg}$		-45 to +125	$^{\circ}\text{C}$

### Allowable Operating Ranges at $T_a = -40$ to $+85^{\circ}\text{C}$ , $V_{DD}=4.5$ to $5.5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	$V_{DD1}$	CPU and PLL operating	4.5		5.5	V
	$V_{DD2}$	For RAM data backup	1.3		5.5	V
IN3 to IN5 HIGH-level input voltage	$V_{IH1}$		$0.7V_{DD}$		8.0	V
$\overline{INFF}$ HIGH-level input voltage	$V_{IH2}$		2.5		8.0	V
IN1, IN2, RQ and SI HIGH-level input voltage	$V_{IH3}$		$0.6V_{DD}$		$V_{DD}$	V
D0 to D7 HIGH-level input voltage	$V_{IH4}$		$0.7V_{DD}$		$V_{DD}$	V
$\overline{HOLD}$ and $\overline{INT}$ HIGH-level input voltage	$V_{IH5}$		$0.8V_{DD}$		8.0	V
IN3 to IN5 LOW-level input voltage	$V_{IL1}$		0		$0.3V_{DD}$	V
$\overline{HOLD}$ LOW-level input voltage	$V_{IL2}$		0		$0.4V_{DD}$	V
$\overline{INFF}$ LOW-level input voltage	$V_{IL3}$		0		1.3	V
IN1, IN2, RQ, SI and $\overline{INT}$ LOW-level input voltage	$V_{IL4}$		0		$0.2V_{DD}$	V
D0 to D7 LOW-level input voltage	$V_{IL5}$		0		$0.3V_{DD}$	V
XIN input frequency	$f_{IN1}$	$V_{IN1}$ , $V_{DD1}$	4.0	4.5	5.0	MHz
FMIN input frequency	$f_{IN2}$	$V_{IN2}$ , $V_{DD1}$	10		130	MHz
AMIN input frequency	$f_{IN3}$	$V_{IN3}$ , $V_{DD1}$	0.5		10	MHz
HCTR input frequency	$f_{IN4}$	$V_{IN4}$ , $V_{DD1}$	0.4		12	MHz
XIN input amplitude	$V_{IN1}$		0.5		1.5	Vrms
FMIN input amplitude	$V_{IN2}$		0.1		1.5	Vrms
AMIN input amplitude	$V_{IN3}$		0.1		1.5	Vrms
HCTR input amplitude	$V_{IN4}$		0.1		1.5	Vrms
ADI input amplitude	$V_{IN5}$		0		$V_{DD}$	V

### Electrical Characteristics at $T_a = -40$ to $+85^{\circ}\text{C}$ , $V_{DD}=4.5$ to $5.5\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
$\overline{INFF}$ rejection pulsewidth	$P_{rej}$				50	$\mu\text{s}$
Power-down detector voltage	$V_{DET}$		2.7	3.0	3.3	V
$\overline{HOLD}$ , ADI, $\overline{INFF}$ , $\overline{INT}$ and IN3 to IN5 HIGH-level input current	$I_{IH1}$	$V_{IH}=5.5\text{V}$			3.0	$\mu\text{A}$
D0 to D7 HIGH-level input current	$I_{IH2}$	$V_{IN}=V_{DD}$			3.0	$\mu\text{A}$
XIN HIGH-level input current	$I_{IH3}$	$V_{IN}=V_{DD}=5.0\text{V}$	2.0	5.0	15	$\mu\text{A}$
FMIN, AMIN and HCTR HIGH-level input current	$I_{IH4}$	$V_{IN}=V_{DD}=5.0\text{V}$	4.0	10	30	$\mu\text{A}$
IN1, IN2, RQ and SI HIGH-level input current	$I_{IH5}$	$V_{IN}=V_{DD}=5.0\text{V}$		50		$\mu\text{A}$
AIN HIGH-level input current	$I_{IH6}$	$V_{IN}=V_{DD}$		0.01	10.0	$\mu\text{A}$

Continued on next page.

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
HOLD, ADI, INFF, INT and IN2 to IN4 LOW-level input current	I <sub>IL1</sub>	V <sub>IN</sub> =V <sub>SS</sub>			3.0	μA
D0 to D7 LOW-level input current	I <sub>IL2</sub>	V <sub>IN</sub> =V <sub>SS</sub>			3.0	μA
XIN LOW-level input current	I <sub>IL3</sub>	V <sub>IN</sub> =V <sub>SS</sub>	2.0	5.0	15	μA
FMIN, AMIN and HCTR LOW-level input current	I <sub>IL4</sub>	V <sub>IN</sub> =V <sub>SS</sub>	4.0	10	30	μA
AIN LOW-level input current	I <sub>IL5</sub>	V <sub>IN</sub> =V <sub>SS</sub>		0.01	10	nA
IN1, IN2, RQ and SI pull-down resistance	R <sub>PD</sub>	V <sub>DD</sub> =5V	75	100	200	kΩ
EO HIGH-level output leakage current	I <sub>OFFH1</sub>	V <sub>O</sub> =V <sub>DD</sub>		0.01	10	nA
ACK, SO, WE, CE2, OUT2, OUT3 and D0 to D7 HIGH-level output leakage current	I <sub>OFFH2</sub>	V <sub>O</sub> =V <sub>DD</sub>			3.0	μA
SCK and OUT4 HIGH-level output leakage current	I <sub>OFFH3</sub>	V <sub>O</sub> =13V			5.0	μA
AOUT HIGH-level output leakage current	I <sub>OFFH4</sub>	V <sub>O</sub> =13V			1.0	μA
EO LOW-level output leakage current	I <sub>OFFL1</sub>	V <sub>O</sub> =V <sub>SS</sub>		0.01	10	μA
ACK, SO, WE, CE2, OUT2, OUT3 and D0 to D7 LOW-level output leakage current	I <sub>OFFL2</sub>	V <sub>O</sub> =V <sub>SS</sub>			3.0	μA
ACK, SO, WE, CE2, OUT2, OUT3 and D0 to D7 HIGH-level output voltage	V <sub>OH1</sub>	I <sub>O</sub> =1mA	V <sub>DD</sub> -2.0	V <sub>DD</sub> -1.0	V <sub>DD</sub> -0.5	V
D0 to D7 HIGH-level output voltage	V <sub>OH2</sub>	I <sub>O</sub> =1mA	V <sub>DD</sub> -1.0			V
EO HIGH-level output voltage	V <sub>OH3</sub>	I <sub>O</sub> =500μA	V <sub>DD</sub> -1.0			V
XOUT HIGH-level output voltage	V <sub>OH4</sub>	I <sub>O</sub> =200μA	V <sub>DD</sub> -1.0			V
A0 to A17, OE, CE, CE1, OUT1 and OUT5 HIGH-level output voltage	V <sub>OH5</sub>	I <sub>O</sub> =-1mA	V <sub>DD</sub> -1.0			V
COM1 and COM2 HIGH-level output voltage	V <sub>OH6</sub>	I <sub>O</sub> =25μA	V <sub>DD</sub> -0.75	V <sub>DD</sub> -0.5	V <sub>DD</sub> -0.3	V
ACK, SO, WE, CE2, OUT2 and OUT3 LOW-level output voltage	V <sub>OL1</sub>	I <sub>O</sub> =50μA	0.5	1.0	2.0	V
D0 to D7 LOW-level output voltage	V <sub>OL2</sub>	I <sub>O</sub> =1mA			1.0	V
EO LOW-level output voltage	V <sub>OL3</sub>	I <sub>O</sub> =500μA			1.0	V
XOUT LOW-level output voltage	V <sub>OL4</sub>	I <sub>O</sub> =200μA			1.0	V
A0 to A17, OE, CE, CE1, OUT1 and OUT5 LOW-level output voltage	V <sub>OL5</sub>	I <sub>O</sub> =0.1mA			1.0	V
AOUT LOW-level output voltage	V <sub>OL6</sub>	I <sub>O</sub> =5mA, AIN=13V			0.5	V
COM1 and COM2 LOW-level output voltage	V <sub>OL7</sub>	I <sub>O</sub> =25μA	0.3	0.5	0.75	V
SCK and OUT4 LOW-level output voltage	V <sub>OL8</sub>	I <sub>O</sub> =5mA	0.75		2.0	V
COM1 and COM2 MID-level output voltage	V <sub>M1</sub>	V <sub>DD</sub> =5V, I <sub>O</sub> =20μA	2.0	2.5	3.0	V
ADI A/D conversion error	ε	V <sub>DD</sub> =4.5 to 5.5V	-1/2		+1/2	lsb
Supply current	I <sub>DD1</sub>	V <sub>DD</sub> =4.5 to 5.5V, f <sub>IN</sub> =130MHz		15	20	mA
	I <sub>DD2</sub>	V <sub>DD</sub> =5.5V, Ta=25°C, oscillator stopped (backup mode)			5	μA
		V <sub>DD</sub> =2.5V, Ta=25°C, oscillator stopped (backup mode)			1	μA

If you have any questions about ID LOGIC, please contact the following :

PRS Corp. (Tokyo)  
c/o Shinwa Bussan Kaisha, Ltd  
6-11, Udagawa-cho  
Shibuya-ku, Tokyo 150  
Phone : (03) 3464-1844  
Fax : (03) 3476-4733

PRS Corp. (LA)  
9550 Alcott Street, #101  
Los Angeles, CA 90035  
Phone : (1-213) 284-9047  
Fax : (1-213) 788-0315

PRS Corp. (HK)  
502, Kinwick Centre  
32, Hollywood Road  
Central, Hong Kong  
Phone : (852) 543-7773  
Fax : (852) 541-9843



ID LOGIC IS A TRADEMARK  
OF AND IS MANUFACTURED  
UNDER LICENSE FROM PRS  
CORPORATION, N.Y.&H.K.  
ALL RIGHTS RESERVED.



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of June, 2001. Specifications and information herein are subject to change without notice.