

No. **※** 5076A

LC11012-141

# Computer Image Signal Processing Full-Color Gray-Scale Processor

#### **Preliminary**

#### **Overview**

The LC11012-141 is a pseudo gray-scale processor for TFT-LCD panel displays. It allows TFT-LCD panels with 3- or 4-bit input digital drivers to display the equivalent of 16.7 million colors.


#### **Features**

- Handles 8 bits of input data (256-level gray scale data) for each of the RGB colors
- Realizes reduced resolution loss (as compared to dithering techniques) by using intra-frame and inter-frame error diffusion processing
- Incorporates a new full-coloration algorithm, formerly best done using computers
- Operating mode selection of outputs for 3- or 4-bit drivers
- Supports both 5V and low-voltage 3.3V operation
- Operates with arbitrary clock frequencies up to 40MHz (5V supply) and 30MHz (3.3V supply)
- Can operate independently of the number of displayed pixels since internal operation is controlled by the horizontal and vertical synchronization signals.
- Power-save function to stop the internal operation processing circuits, and output the clock, sync signals and control signals


#### **Package Dimensions**

unit: mm


3159-QFP64E



#### **Pin Assignment**



#### **Block Diagram**



A03727

### **Pin Functions**

| Symbol          | Pin No.           | VO <sup>1</sup> | Function                                                                                                                                                                                                                                                                                                       |                                                                                              |                                                                                      |                                       |                                   |                                                                                                                                                 |                                       |  |  |
|-----------------|-------------------|-----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------|---------------------------------------|-----------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------|--|--|
| V <sub>DD</sub> | 15, 24, 56        |                 | Power supply (+                                                                                                                                                                                                                                                                                                | -5V)                                                                                         | ··· .                                                                                |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| V <sub>SS</sub> | 8, 17, 27, 41, 49 |                 | Ground (0V)                                                                                                                                                                                                                                                                                                    |                                                                                              | ··                                                                                   |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| NC              | 6                 |                 | Must be left ope                                                                                                                                                                                                                                                                                               | en.                                                                                          |                                                                                      |                                       |                                   | <u>-</u>                                                                                                                                        |                                       |  |  |
|                 |                   |                 | The setting prod<br>MODESEL0 is t                                                                                                                                                                                                                                                                              | cess for the                                                                                 | 0:1] for the gray-so<br>he mode selection<br>and MODESEL1 in<br>ber (0 to 3) and the | n lines is descr<br>is the MSB.       |                                   | from existing o                                                                                                                                 | levices.                              |  |  |
|                 |                   |                 | Gra                                                                                                                                                                                                                                                                                                            | y-scale i                                                                                    | mode                                                                                 | 0                                     | 1                                 | 2                                                                                                                                               | 3                                     |  |  |
|                 |                   |                 |                                                                                                                                                                                                                                                                                                                | MODESE                                                                                       | LO                                                                                   | L                                     | H                                 | L                                                                                                                                               | н                                     |  |  |
|                 |                   |                 | <u> </u>                                                                                                                                                                                                                                                                                                       | MODESE                                                                                       | L1                                                                                   | L                                     | L                                 | Н                                                                                                                                               | Н                                     |  |  |
|                 |                   |                 | Processing                                                                                                                                                                                                                                                                                                     | Intra-fra                                                                                    | ame processing                                                                       | Yes                                   | Yes                               | Yes                                                                                                                                             | Barrand                               |  |  |
|                 |                   |                 | Processing                                                                                                                                                                                                                                                                                                     | Inter-fra                                                                                    | ame processing                                                                       | Yes                                   | Yes                               | No                                                                                                                                              | Reserved                              |  |  |
| MODESEL (0:1)   | 1, 2              | 1               | Number of va                                                                                                                                                                                                                                                                                                   | lid input t                                                                                  | oits                                                                                 | 8                                     | 8                                 | 8                                                                                                                                               |                                       |  |  |
|                 |                   |                 | Number of ou                                                                                                                                                                                                                                                                                                   | tput bits                                                                                    |                                                                                      | 3                                     | 4                                 | 4                                                                                                                                               |                                       |  |  |
|                 |                   |                 |                                                                                                                                                                                                                                                                                                                |                                                                                              | 1                                                                                    |                                       |                                   |                                                                                                                                                 |                                       |  |  |
|                 |                   | •               | Gray-scale                                                                                                                                                                                                                                                                                                     | mode1                                                                                        |                                                                                      |                                       | LCD module                        |                                                                                                                                                 |                                       |  |  |
|                 |                   |                 | 0                                                                                                                                                                                                                                                                                                              |                                                                                              | Operating mode                                                                       | ···-                                  |                                   |                                                                                                                                                 |                                       |  |  |
|                 |                   |                 | 11                                                                                                                                                                                                                                                                                                             |                                                                                              | Operating mode                                                                       |                                       |                                   |                                                                                                                                                 |                                       |  |  |
|                 |                   |                 | 2                                                                                                                                                                                                                                                                                                              |                                                                                              | Operating mode<br>FRC or other in                                                    |                                       |                                   | bit source driv                                                                                                                                 | er that perform                       |  |  |
|                 |                   |                 | Do not use gray-scale modes 0 and 1 with TFT LCD modules that perform FRC or other inter-fra processing.                                                                                                                                                                                                       |                                                                                              |                                                                                      |                                       |                                   | other inter-frame                                                                                                                               |                                       |  |  |
| BYPASS          | 32                | I               | Gray-scale processing bypass pin. When a low-level input on this pin is sampled on the falling edge of the clock, the IC will begin the output of unchanged data five clock cycles later. Data is output via the internal latch circuit. Data is not output, however, when the SCLK clock signal is not input. |                                                                                              |                                                                                      |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| TEST [0:2]      | 3, 4, 5           | - 1             | Test pins [0:2]; I                                                                                                                                                                                                                                                                                             | Test pins [0:2]; left open for normal operation                                              |                                                                                      |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| SCLK            | 42                | - 1             | Display dot cloc                                                                                                                                                                                                                                                                                               | k signal i                                                                                   | nput. Data is proc                                                                   | essed accordin                        | ng to this clock s                | signal.                                                                                                                                         |                                       |  |  |
| SRDATA [0:7]    | . 33 to 40        | 1               |                                                                                                                                                                                                                                                                                                                |                                                                                              |                                                                                      |                                       |                                   |                                                                                                                                                 | •                                     |  |  |
| SGDATA [0:7]    | 47, 48, 50 to 55  | - 1             |                                                                                                                                                                                                                                                                                                                | put pins for red, green and blue gray-scale data. SRDATA7, SGDATA7 and SBDATA7 are the MSBs. |                                                                                      |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| SBDATA [0:7]    | 57 to 64          | ı               | ]                                                                                                                                                                                                                                                                                                              |                                                                                              |                                                                                      |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| SHSYNC          | 43                | 1               | Horizontal and                                                                                                                                                                                                                                                                                                 | vertical sy                                                                                  | ynchronization sig                                                                   | ınal inputs. The                      | se are the sour                   | ces for the HS                                                                                                                                  | YNC and VSYNC                         |  |  |
| SVSYNC          | 44                | I               | signals. They ar                                                                                                                                                                                                                                                                                               | e also us                                                                                    | ed to control data                                                                   | processing. A                         | ctive-low signals                 | s.                                                                                                                                              |                                       |  |  |
| SHDEN           | 45                | ı               |                                                                                                                                                                                                                                                                                                                |                                                                                              | iod signal input. S<br>used, tie it high ar                                          |                                       |                                   |                                                                                                                                                 | zontal data is<br>al blanking period. |  |  |
| SCTL            | 46                | 1               | LCD control sign<br>source for the C                                                                                                                                                                                                                                                                           | nal input.<br>TL signa                                                                       | Input control sign                                                                   | nal that must be<br>al is not used, t | matched to the<br>nere is no need | e data signal til<br>to input the SC                                                                                                            | ming, This is the<br>CTL signal.      |  |  |
| CLKSEL          | 31                | I               |                                                                                                                                                                                                                                                                                                                | dot clock                                                                                    | output select pin.                                                                   | It is used to se                      | elect the output i                | mode of the do                                                                                                                                  | t clock signal                        |  |  |
| CLK             | 16                | 0               | output pin. If CLKSEL is lov                                                                                                                                                                                                                                                                                   | w: A sian:                                                                                   | al with the opposit                                                                  | te phase from t                       | he SCLK oin is                    | output from th                                                                                                                                  | e CLK pin                             |  |  |
| CLKB            | 14                | 0               |                                                                                                                                                                                                                                                                                                                |                                                                                              | nal with the same                                                                    |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| RDATA [0:3]     | 9 to 12           | 0               | the input data.                                                                                                                                                                                                                                                                                                |                                                                                              | y-scale data outpi                                                                   |                                       | are delayed by f                  | ive clock cycle                                                                                                                                 | s with respect to                     |  |  |
| GDATA [0:3]     | 18 to 21          | 0               | RDATA3, GDATA3 and BDATA3 are the MSBs. In mode 0: RDATA1, GDATA1 and BDATA1 are the LSBs. In this mode RDATA0, GDATA0 and BDATA0 are set low. In modes 1 and 2: RDATA0, GDATA0 and BDATA0 are the LSBs.                                                                                                       |                                                                                              |                                                                                      |                                       | 0 and BDATA0                      |                                                                                                                                                 |                                       |  |  |
| BDATA [0:3]     | 22, 23, 25, 26    | 0               |                                                                                                                                                                                                                                                                                                                |                                                                                              |                                                                                      |                                       |                                   |                                                                                                                                                 |                                       |  |  |
| VSYNC           | 29                | 0               |                                                                                                                                                                                                                                                                                                                |                                                                                              |                                                                                      |                                       |                                   |                                                                                                                                                 | these outputs are                     |  |  |
| HSYNC           | 30                | 0               |                                                                                                                                                                                                                                                                                                                |                                                                                              |                                                                                      | o aneir input sig                     | nais, when PW                     | delayed by five clock cycles with respect to their input signals. When PWRSV is low, these signals are output without being latched internally. |                                       |  |  |

| Symbol | Pin No. | 1/01 | Function                                                                                                                                                                                                                                                                                                 |
|--------|---------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| HDEN   | 28      | 0    | Horizontal data valid-period signal output. To match the data signal timing, this output is delayed by five clock cycles with respect to the SHDEN input signal. When PWRSV is low, this signal is output without being latched internally.                                                              |
| CTL    | 13      | 0    | LCD control signal output. To match the data signal timing, this output is delayed by five clock cycles with respect to the SCTL input signal. When PWRSV is low, this signal is output without being latched internally.                                                                                |
| PWRSV  | 7       | ı    | Power-save control input. When this input goes low, the internal clock stops and the LSI enters power-save mode. Output data are held high. VSYNC, HSYNC, HDEN and CTL control signals, and either CLK or CLKB are output without being latched internally. Tie high or leave open for normal operation. |

<sup>1.</sup> I = input, O = output

# **Specifications** (Electrical characteristics values are provisional only and are subject to change.)

#### Absolute Maximum Ratings at $V_{SS} = 0V$

| Parameter              | Symbol                          | Ratings                       | Unit |
|------------------------|---------------------------------|-------------------------------|------|
| Maximum supply voltage | V <sub>DD</sub> max             | -0.3 to +7.0                  | ٧    |
| Input/output voltage   | V <sub>i</sub> , V <sub>O</sub> | -0.3 to V <sub>DD</sub> + 0.3 | ٧    |
| Operating temperature  | Topr                            | 0 to +70                      | °C   |
| Storage temperature    | Tstg                            | -40 to +125                   | °C   |

#### Electrical Characteristics at an operating voltage of 5.0V

#### Allowable Operating Ranges at Ta = 0 to +70°C

| Parameter       | Symbol Symbol    | min | typ | max             | Unit |
|-----------------|------------------|-----|-----|-----------------|------|
| Supply voltage  | V <sub>DD</sub>  | 4.5 | 5.0 | 5.5             | ٧    |
| Input voltage   | V <sub>IN</sub>  | 0   | _   | V <sub>DO</sub> | ٧    |
| Clock frequency | f <sub>clk</sub> | -   | -   | 40              | MHz  |

# **DC Characteristics** at Ta = 0 to +70°C, $V_{DD} = 4.5$ to 5.5V, $V_{SS} = 0$ V

| Parameter                 | Symbol           | Conditions             | min | typ | max | Unit |
|---------------------------|------------------|------------------------|-----|-----|-----|------|
| High-level input voltage  | V <sub>IH</sub>  | TTL compatible         | 2.2 | -   | -   | ٧    |
| Low-level input voltage   | V <sub>IL</sub>  | TTL compatible         | - 1 | -   | 0.8 | ٧    |
| High-level output voltage | V <sub>OH</sub>  | i <sub>OH</sub> = -2mA | 2.4 | _   | -   | ٧    |
| Low-level output voltage  | V <sub>OL</sub>  | I <sub>OL</sub> = 2mA  | -   | -   | 0.4 | V    |
| Current dissipation (1)   | Icc              | Note 1                 | -   | 45  | 70  | mA   |
| Current dissipation (2)   | I <sub>CPS</sub> | Note 2                 | - 1 | 9   | 12  | mA   |
| Current dissipation (3)   | I <sub>CST</sub> | Note 3                 | -   | . – | 200 | μА   |

Notes. 1.  $f_{clk}$  = 25.175MHz,  $V_{DD}$  = 5.0V,  $C_L$  = 15pF, (measured with VGA timing) 2. PWRSV = low,  $f_{clk}$  = 25.175MHz,  $V_{DD}$  = 5.0V,  $C_L$  =15pF (control signals) 3.  $V_{DD}$  = 5.0V, all output pins = open, all input pins =  $V_{DD}$  or  $V_{SS}$ 

# Switching Characteristics at Ta = 0 to +70°C, $V_{DD}$ = 4.5 to 5.5V, $V_{SS}$ = 0V, $C_L$ = 15pF

| Parameter                   | Symbol | min    | typ | max | Unit |
|-----------------------------|--------|--------|-----|-----|------|
| Dot clock cycle time        | Tdclk  | 25     | -   | -   | ns   |
| Hsync low-level pulse width | Thpw   | 2Tdclk | -   |     | ns   |
| Vsync low-level pulse width | Tvpw   | 2Tdclk | -   | -   | ns   |
| Data setup time             | Tdsu   | 5      | -   | -   | ns   |
| Data hold time              | Tdhd   | 5      | -   | -   | ns   |
| Control signal setup time   | Tcsu   | 5      | -   |     | ns   |
|                             |        |        |     |     |      |

| Parameter                             | Symbol | min        | typ        | max         | Unit |
|---------------------------------------|--------|------------|------------|-------------|------|
| Control signal hold time              | Tchd   | 5          | -          | -           | ns   |
| CLK propagation delay time            | Ttdhh  | 4          | 6          | 12          | ns   |
| CLK propagation delay time            | TtdII  | 4          | 6          | 13          | ns   |
| CLKB propagation delay time           | Ttdhl  | . 4        | 7          | 13          | ns   |
| CLKB propagation delay time           | Ttdlh  | 4          | 6          | 12          | ns   |
| Control signal propagation delay time | Ttctl  | 5Tdclk + 4 | 5Tdclk + 7 | 5Tdclk + 13 | ns   |
| Data output propagation delay time    | Ttdata | 5Tdclk + 4 | 5Tdclk + 7 | 5Tdclk + 14 | ns   |

# Electrical Characteristics at an operating voltage of 3.3V

# Allowable Operating Ranges at Ta = 0 to +70°C

| Parameter       | Symbol           | min | typ | max             | Unit |
|-----------------|------------------|-----|-----|-----------------|------|
| Supply voltage  | V <sub>DD</sub>  | 3.0 | 3.3 | 3.6             | ٧    |
| Input voltage   | V <sub>IN</sub>  | 0   | -   | V <sub>DD</sub> | ٧    |
| Clock frequency | f <sub>clk</sub> | -   | -   | 30              | MHz  |

# DC Characteristics at Ta = 0 to +70°C, $V_{DD}$ = 3.0 to 3.6V, $V_{SS}$ = 0V


| Parameter                 | Symbol           | Conditions             | min | typ | max | Ųnit |
|---------------------------|------------------|------------------------|-----|-----|-----|------|
| High-level input voltage  | V <sub>IH</sub>  |                        | 2.0 |     | 1   | ٧    |
| Low-level input voltage   | V <sub>IL</sub>  |                        |     | -   | 0.5 | ٧    |
| High-level output voltage | V <sub>OH</sub>  | I <sub>OH</sub> = -1mA | 2.4 | -   | -   | ٧    |
| Low-level output voltage  | V <sub>OL</sub>  | I <sub>OL</sub> = 1mA  | -   | -   | 0.4 | V    |
| Current dissipation (1)   | lcc              | Note 1                 | -   | 30  | 45  | mA   |
| Current dissipation (2)   | I <sub>CPS</sub> | Note 2                 | - 1 | 5   | 8   | mA   |
| Current dissipation (3)   | I <sub>CST</sub> | Note 3                 |     | -   | 160 | μA   |

Notes. 1.  $f_{clk}$  = 25.175MHz,  $V_{DD}$  = 3.3V,  $C_L$  = 15pF, (measured with VGA timing) 2. PWRSV = low,  $f_{clk}$  = 25.175MHz,  $V_{DD}$  = 3.3V,  $C_L$  =15pF (control signals) 3.  $V_{DD}$  = 3.3V, all output pins = open, all input pins =  $V_{DD}$  or  $V_{SS}$ 


# Switching Characteristics at Ta = 0 to +70 °C, $V_{DD}$ = 3.0 to 3.6V, $V_{SS}$ = 0V, $C_L$ = 15pF

| Parameter                             | Symbol | min        | typ         | max         | Unit |
|---------------------------------------|--------|------------|-------------|-------------|------|
| Dot clock cycle time                  | Tdclk  | 33         | _           | -           | ns   |
| Hsync low-level pulse width           | Thpw   | 2Tdclk     | -           | _           | ns   |
| Vsync low-level pulse width           | Tvpw   | 2Tdclk     | -           | -           | ns   |
| Data setup time                       | Tdsu   | 10         | _           | _           | ns   |
| Data hold time                        | Tdhd   | 10         | _           | -           | ns   |
| Control signal setup time             | Tcsu   | 10         | _           | -           | ns   |
| Control signal hold time              | Tchd   | 10         | _           | -           | ns   |
| CLK propagation delay time            | Ttdhh  | 5          | 10          | 23          | ns   |
| CLK propagation delay time            | Ttdll  | 5          | 10          | 23          | ns   |
| CLKB propagation delay time           | Ttdh1  | 5          | 11          | 25          | ns   |
| CLKB propagation delay time           | Ttdlh  | 5          | 10          | 22          | ns   |
| Control signal propagation delay time | Ttctl  | 5Tdclk + 5 | 5Tdclk + 10 | 5Tdclk + 25 | ns   |
| Data output propagation delay time    | Ttdata | 5Tdclk + 5 | 5Tdclk + 11 | 5Tdclk + 27 | ns   |

# **Timing Diagrams**



SSIGNAL refers to the SHDEN, SCTL, BYPASS and PWRSV signals. SIGNAL refers to the HDEN and CTL signals.



# **Usage Note**

Since this LSI performs spatial modulation using an error diffusion algorithm, patterns that differ from the original images may be displayed for certain display pattern and gray-scale mode combinations.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1996. Specifications and information herein are subject to change without notice.