



Computer Image Signal Processing Full-Color Gray-Scale Processor

Preliminaly

Overview

The LC11011-141 is a pseudo gray scale processor for TFT LCD. It allows LCD panels with inputs of three to six bits per RGB to display the equivalent of 16.7 million colors.


Features

- Handles 8-bits of input data (256-scale data) for each of the RGB colors.
- Operating mode selection of three, four, or six bit driver outputs
- Realizes reduced resolution loss (as compared to dithering techniques) by using intra- and inter-frame error diffusion processing.
- Supports both 5 V and low voltage (3.3 V) operation.
- Operates with arbitrary clock frequencies up to 50 MHz (at 5 V) or up to 30 MHz (at 3.3 V).
- Can operate independently of the number of displayed pixels since internal operation is controlled by the horizontal and vertical synchronization signals.

Package Dimensions

unit: mm

3151-QFP100E



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max		-0.3 to +7.0	V
Input and output voltages	V_I, V_O		-0.3 to $V_{DD} + 0.3$	V
Operating temperature	Topr		0 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

Electrical Characteristics: At an operating voltage of 5.0 V Operating Ranges at Ta = 0 to $+70^{\circ}C$

Description	0	Considiate on		Ratings		I I = it
Parameter	Symbol Conditions		min	typ	max	Unit
Supply voltage	V_{DD}		4.5	5.0	5.5	V
Input voltage	V _{IN}		0		V _{DD}	V
Clock frequency	f _{clk}				50	MHz

DC Characteristics at Ta = 0 to +70°C, V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V

B	0 1 1	0 111		Ratings		11.5
Parameter	Symbol	Conditions	min	typ	max	Unit
High level input voltage	V _{IH}	CMOS level	0.7 V _{DD}			V
Low level input voltage	V _{IL}	CMOS level			0.3 V _{DD}	V
High level output voltage	V _{OH}	I _{OH} (–4 mA)	2.4			V
Low level output voltage	V _{OL}	I _{OL} (4 mA)			0.4	V
Supply current	I _{CC}	*		40	70	mA

Note: * The test conditions are: f_{CP} = 25.175 MHz, V_{DD} = 5.0 V, C_L = 15 pF (measured with VGA timing)

Switching Characteristics at Ta = 0 to +70 $^{\circ}$ C, V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, C_L = 15 pF

		9 1111					
Parameter	Symbol	Symbol Conditions		min typ		Unit	
Dot clock cycle time	Tdclk		20			ns	
Hsync low level pulse width	Thpw		2 Tdclk			ns	
Vsync low level pulse width	Tvpw		2 Tdclk			ns	
Data setup time	Tdsu		5			ns	
Data hold time	Tdhd		5			ns	
Control signal setup time	Tcsu		5			ns	
Control signal hold time	Tchd		5			ns	
CLK propagation delay time	Ttdhh		2	3	6	ns	
CLK propagation delay time	Ttdll		2	4	7	ns	
CLKB propagation delay time	Ttdhl		2	4	7	ns	
CLKB propagation delay time	Ttdlh		2	4	7	ns	
Control signal propagation delay time	Ttctl		2 Tdclk + 3	2 Tdclk + 6	2 Tdclk + 10	ns	
Data output propagation delay time	Ttdata		2 Tdclk + 3	2 Tdclk + 6	2 Tdclk + 11	ns	

Electrical Characteristics: At an operating voltage of 3.3 V Operating Ranges at Ta = 0 to $+70^{\circ}C$

Danier et al.	0	Condition -		Ratings		1.1-4
Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V_{DD}		3.0	3.3	3.6	V
Input voltage	V _{IN}		0		V_{DD}	V
Clock frequency	f _{clk}				30	MHz

DC Characteristics at Ta = 0 to +70 $^{\circ}C,\,V_{SS}$ = 0 V, V_{DD} = 3.0 to 3.6 V


		0 10		Ratings		
Parameter	Symbol	Conditions	min	typ	max	Unit
High level input voltage	V _{IH}	CMOS level	0.7 V _{DD}			V
Low level input voltage	V _{IL}	CMOS level			0.3 V _{DD}	V
High level output voltage	V _{OH}	I _{OH} (–2 mA)	2.2			V
Low level output voltage	V _{OL}	I _{OL} (2 mA)			0.4	V
Supply current	Icc	*		30	45	mA

Note: * The test conditions are: f_{clk} = 25.175 MHz, V_{DD} = 3.3 V, C_L = 15 pF (measured with VGA timing)


Switching Characteristics at Ta = 0 to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{DD} = 3.0$ to 3.6 V, $C_L = 15$ pF

D .	0 1 1	0 151					
Parameter	Symbol Conditions		min	typ	max	Unit	
Dot clock cycle time	Tdclk		33			ns	
Hsync low level pulse width	Thpw		2 Tdclk			ns	
Vsync low level pulse width	Tvpw		2 Tdclk			ns	
Data setup time	Tdsu		10			ns	
Data hold time	Tdhd		10			ns	
Control signal setup time	Tcsu		10			ns	
Control signal hold time	Tchd		10			ns	
CLK propagation delay time	Ttdhh		2	5	12	ns	
CLK propagation delay time	Ttdll		2	6	14	ns	
CLKB propagation delay time	Ttdhl		2	6	14	ns	
CLKB propagation delay time	Ttdlh		2	6	14	ns	
Control signal propagation delay time	Ttctl		2 Tdclk + 5	2 Tdclk + 10	2 Tdclk + 22	ns	
Data output propagation delay time	Ttdata		2 Tdclk + 5	2 Tdclk + 10	2 Tdclk + 24	ns	

Pin Assignment



Block Diagram



LC11011-141

Pin Functions


0	Die Ne	1/0																					
Symbol	Pin No.	I/O	Function																				
V _{DD}	5, 21, 28, 32, 41, 61, 68, 91	Input	Power supply	(+5 V)																			
V _{SS}	10, 15, 20, 26, 30, 34, 35, 40, 46,51, 56, 66, 71, 73, 82, 87, 90, 98	Input	GND (0 V)	GND (0 V)																			
NC	24, 76, 77	_	Must be left or	oen.																			
MODESEL0	1	Input	Mode selection signals [0:3] for the gray scale mode. The setting process for the mode selection lines is described below. MODESEL0 is the LSB, and MODESEL3 is the MSB. Note that modes 8, 9, C, D and E are compatible with the LC1001-131 (a product that handles 6-bits of input for each of the RGB signals).																				
				ale mode	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F			
MODESEL1	2	Input	MODESEL0 MODESEL1 MODESEL2 MODESEL3	Intra-frame	L L L	H L L	H L L	H H L L	L H L	H L H L	H H L	H H L	L L H	H L H	H L H	H H L H	L H H	H H H	H H H	H H H			
			Processing	processing	<u> </u>	<u>'</u>	R	Ľ	R	Ľ	Ľ	Ľ	Ľ	Ľ	R	R	Ľ	Ľ	Ľ	R			
				Inter-frame processing	Υ	Υ		Υ		N	N	N	Y	Υ			N	N	N				
			Number of va		8	8		8		8	8	8	6	6			6	6	6				
	3	3	3	EL2 3		Number of o	utput bits	3	4		6		4	5	6	3	4			3	4	5	
MODESEL2					Input	Note: Y = yes, N = no, R = reserved																	
			Gray scale modes 0, 8 and C Operating mode for TFT-LCD modules using 3-bit source drivers.										i										
			Gray scale modes 1 and 9 Operating mode for TFT-LCD modules using 4-bit source drivers.																				
			Gray scale mode 3 Operating mode for TFT-LCD modules using													ce dr	ivers	i					
		Gray scale m	nodes 5 and D				ng mo							at pe	erforr	n							
MODESEL3	4	4	Input	Gray scale m	nodes 6, 7 and	ΙE			ng mo me p				CD m	odul	es th	at pe	erforr	n FR	C or	othe	r		
			Note: Do not use gray scale modes 0, 1, 3, 8 and 9 with LCD modules that perform FRC or frame processing.										or oth	ner in	nter-								
BYPASS	100	Input	Input bypass p simply passes rising edge of	the input sign	als th	roug	h un	chan	ged.	Whe	n a l	ow le	evel i	nput	on th	is p	n is s	samp					
TEST0	6	Input																					
TEST1	7	Input	Test pins [0:3]	: left open in n	orma	l one	eratio	n.															
TEST2	8	Input		, »pon mill		- Spc																	
TEST3	9	Input																					
SCLK	67	Input	Display dot clo	ock input. Data	is pr	oces	sed	acco	rding	to th	is cl	ock s	signa	I.									
SRDATA [0:7]	57 to 60, 62 to 65	Input	Input pins for i	ed areen and	hlue	ട്രോ	e da	ta Si	RDA.	ΤΔ7	SGF)ΔΤΔ	.7 aı	nd SI	RD∆⁻	ΓΔ7	are th	ne M	SRe				
SGDATA [0:7]	78 to 81, 83 to 86	Input	SRDATA0, SO	-							JUL	.,	., aı	01		.,,,	U		JJ3.				
SBDATA [0:7]	88, 89, 92 to 97	Input																					
Shsync	69	Input	Horizontal and signals. These																Vsyı	nc			
Svsync	70	Input	Horizontal data																ata is				
SHDEN	72	Input	valid. If this sig	-	-				-	-													
SCTL0	74	Input	LCD control in			-									-		-		are	the			
SCTL1	75	Input	sources for the SCTL [0:1] sig	nals.																			
CLKSEL	99	Input	CLKSEL is the	dot clock out	put s	electi	ion. I	t is u	sed t	to sel	ect t	he o	utput	mod	de of	the o	lot cl	ock s	signa	ıl			
CLK	31	Output	output pin. If CLKSEL is le	ow: A signal w	ith th	e saı	me p	hase	as t	he S	CLK	pin is	s out	put fi	rom t	he C	LK p	in.					
CLKB	33	Output	If CLKSEL is h	-															3 pin				

Continued on next page.


Continued from preceding page.

Symbol	Pin No.	I/O	Function
RDATA [0:7]	11 to 14, 16 to 19	Output	Red, green and blue gray scale data output pins. These are delayed by 2 clock cycles with respect to the input data. RDATA7, GDATA7 and BDATA7 are the MSBs. In modes 0, 8, C and F, RDATA5, GDATA5 and BDATA5 are the LSBs. In these modes, RDATA [0:4].
GDATA [0:7]	36 to 39, 42 to 45	Output	GDATA [0:4] and BDATA [0:4] are not used. In modes 1, 5, 9 and D, RDATA4, GDATA4 and BDATA4 are the LSBs. In these modes, RDATA [0:3], GDATA [0:3] and BDATA [0:3] are not used.
BDATA [0:7]	47 to 50, 52 to 55	Output	In modes 6 and E, RDATA3, GDATA3 and BDATA3 are the LSBs. In these modes, RDATA [0:2], GDATA [0:2] and BDATA [0:2] are not used. In modes 3 and 7, RDATA2, GDATA2 and BDATA2 are the LSBs. In these modes, RDATA [0:1], GDATA [0:1] and BDATA [0:1] are not used.
Vsync	27	Output	Horizontal and vertical synchronization signal outputs. To match the data signal timing these are delayed
Hsync	29	Output	by two clock cycles with respect to their input signals.
HDEN	25	Output	Horizontal data valid period signal output
CLT0	22	Output	LCD control signal outputs. To match the data signal timing these are delayed by two clock cycles with
CLT1	23	Output	respect to the SCTL [0:1] input signals.

Timing Chart



Continued from preceding page.



This LSI is an improved version of the ALC1009-141.

Usage Note

Since this LSI performs spatial modulation using an error diffusion algorithm, patterns that differ from the original images may be displayed for certain display pattern and gray-scale mode combinations.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1997. Specifications and information herein are subject to change without notice.