


PWM POWER MOS CONTROLLER

- HIGH EFFICIENCY DUE TO PWM CONTROL AND POWERMOS DRIVER
- LOAD DUMP PROTECTION
- LOAD POWER LIMITATION
- EXTERNAL POWERMOS PROTECTION
- LIMITED OUTPUT VOLTAGE SLEW RATE


DESCRIPTION

The L9610C/11C is a monolithic integrated circuit working in PWM mode as controller of an external powerMOS transistor in High Side Driver configuration.

Features of the device include controlled slope of the leading and trailing edge of the gate driving voltage, linear current limiting with protection timer, settable switching frequency fo, TTL compatible enable function, protection status ouput pin. The device is mounted in SO16 micropackage, and DIP16 package.



BLOCK DIAGRAM



October 2000 1/12


ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
Vs	Max. Supply Voltage	26	V
	Transient Peak Supply Voltage (R1 \geq 100 Ω):		
	$\label{eq:loss} \begin{array}{l} \text{Load Dump:} \\ 5\text{ms} \leq t_{\text{rise}} \leq 10\text{ms;} \ \tau_{\text{f}} \ \text{Fall Time Constant} = 100\text{ms;} \ R_{\text{SOURCE}} \geq 0.5\Omega \end{array}$	60	V
	Field Decay: $5\text{ms} \leq t_{\text{fall}} \leq 10\text{ms}; \ \tau_r \ \text{Rise Time Constant} = 33\text{ms}; \ R_{\text{SOURCE}} \geq 10\Omega$	-80	V
	Low Energy Spike: $t_{rise} = 1\mu s$, $t_{fall} = 2ms$, $R_{SOURCE} \ge 10\Omega$	æ100	V
Is	Max. Supply Current (t < 300 ms)	0.3	Α
V_{IN}	Input Voltage	$-0.3 < V_{IN} < V_{S} - 2.5$	V
T _J /T _{stg}	Junction and Storage Temperature Range	- 55 to 150	°C

THERMAL DATA

Symbol	Parameter		SO16	DIP16	Value
R _{th j-amb}	Thermal Resistance Junction-alumina	Max	50	90	°C/W

PIN CONNECTION (Top view)



PIN FUNCTIONS

Pin	Name	Functions			
1	INT	A Capacitor Connected Between this Pin and Out _G Defines the GATE Voltage Slew Rate.			
2	IN	Analog Input Controlling the PWM Ratio. The operating range of the input voltage is 0 to $V_{\rm R}$.			
3	V_R	Output of an Internal Voltage Reference			
4	EN	TTL Compatible Input for Switching off the Output.			
5	PWL	If this Pin is Connected to GND and $V_S > 13 \text{ V}$, the Duty Cycle and the Frequency f_o are Reduced : this Allows to Transfer a Costant Power to the Load.			
6	Osc	Current Sink and Source Stage Connection of a Triangle Oscillator with Definite Voltage Swing.			
7	IND	Input of an Operational Amplifier for Short Current Sensing and Regulation.			
8	NC	Not Connected.			
9	V_S	Common Supply Voltage Input			
10	GND	Common Ground Connection			
11	TIM	A Capacitor Connected Between this Pin and GND Defines the Protection Delay Time.			
12	MON	Open Collector Monitoring Output off the PowerMOS Protection.			
13,15	P2, P1	Connection for the Charge Pump Capacitor.			
14	BS	The Capacitor Connected Between thisPin and theSource of the Power MOS Allows to Bootstrap the Gate Driving Voltage.			
16	Out G	Output for Driving the Gate of the External PowerMOS.			

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
Vs	Operating Supply Voltage		6		16	V
Ιq	Quiescent Current			2.5	6	mA
V_{SC}	Internal Supply Voltage Clamp	I _S = 200mA	28	32	36	V
V_{SH}	Supply Voltage High Threshold		16	18.5	21	V
V_{SL}	Supply Voltage Low Threshold		4	5	6	V
V_R	Reference Voltage		3.3	3.5	3.7	V
I_{R}	Reference Current	$\Delta V_R \le 100 mV$			1	mA
V_{INL}	Input Low Threshold		0.13	0.15	0.2	V_{IN}/V_{R}
K_F	Oscillator Freq. Constant	Note 1	800		2500	nF/s
K _S	Gate Voltage Slew Rate Constant	Note 2	3	5	9	nFV/ms
K _T	Protection Time Delay Constant	Note 3	0.12		0.44	ms/nF
V_{Si}	Sense Input Volt.		80	100	120	mV
V_{GON}	Gate Driving Volt. above V _S	V _S = 16V	8		16	V
V_{GOFF}	Gate Voltage in OFF Condition	$I_{G} = 100 \mu A$			1.2	V
I _{IN}	Input Current		- 5	– 1		μΑ
V _{ENL}	Low Enable Voltage				8.0	V
V _{ENH}	High Enable Voltage		2.0			V
IEN	Enable Input Current				2	μΑ
SR	Slew Rate	Without C _S		0.5		V/μs
V _{MONsat}	Saturation Voltage (pin 12)	I _{MON} = 2.5 mA			1.5	V

 $\label{eq:Notes:1.} \begin{array}{ll} \text{Notes:} & 1. \ f_o = K_F/C_F. \\ & 2. \ dV_G/dt = K_S/C_S. \\ & 3. \ t_{prot} = K_T \ C_T. \end{array}$

FUNCTIONAL DESCRIPTION

PULSE WIDTH COMPARATOR

A ground compatible comparator generates the PWM signal which controls the gate of the external powerMOS.

The slopes of the leading and trailing edges of the gate driving signal are defined by the external capacitor C_S according to :

$$dV_G/dt = K_S/C_S$$

This feature allows to optimize the switching speed for the power and RFI performance best suited for the application.

The lower limit of the duty cycle is fixed at 15 % of the ratio between the input and the reference voltage (see fig. 1). Input voltages lower than this value disable the internal oscillator signal and therefore the gate driver.

GROUND COMPATIBLE TRIANGLE OSCILLATOR

The triangle oscillator provides the switching frequency f_0 set by the external capacitor C_F according to :

$$f_0 = K_F/C_F$$

If the pin PWL (power limitation) is connected to ground and Vs is higher than the PWL threshold voltage, the duty cycle and the fo frequency are reduced: this allows to transfer a costant power to the load (see fig. 2).

TIMER AND PROTECTION LATCH

When an overcurrent occurs, the device starts charging the external capacitor C_T ; the protection time is set according to :

$$t_{prot} = K_T \cdot C_T$$

4

After the overcurrent protection time is reached, the powerMOS is switched-off; this condition is latched by setting an internal flip-flop and is externally monitored by the low state of the MON pin.

To reset the latch the supply voltage has to fall below V_{SL} or the device must be switched off.

UNDER AND OVERVOLTAGE SENSE WITH LOAD DUMP PROTECTION

The undervoltage detection feature resets the timer and switches off the output driving signal when the supply voltage is less than V_{SL} .

If the supply voltage exceeds the max operating supply voltage value, an internal comparator disables the charge pump, the oscillator and the external powerMOS.


Figure 1: Typical Transfer Curve.

In both cases the thresholds are provided with suitable hysteresis values.

The load dump protection function allows the device to withstand - for a limited time - high overvoltages. It consists of an active clamping diode which limits the circuit supply voltage to V_{CLAMP} and an external current limiting resistor R1. The maximum pulse supply current (see abs. max. ratings is equal to 0.3A. Therefore the maximum load dump voltage is given by :

$$V_{DUMP} = V_{SC} + 0.3R_1$$

In this condition the gate of the powerMOS is held at the GND pin potential and thus the load voltage is:






Figure 2: The Typical Waveforms for the Power Limitation Function.

SHORT CIRCUIT CURRENT REGULATION

The maximum load current in the short circuit condition can be chosen by the value of the current sensing resistor $R_{\rm S}$ according to :

$$I_{SC} = V_{SI}/R_{S}$$

Two identical V_S compatible comparators are provided to realize the short circuit protection.

After reaching the lower threshold voltage (typical value V_{SI} -10 mV), the first comparator enables the timer and the gate is driven with the full continuous pump voltage : when the upper threshold voltage value is reached the second comparator maintains the chosen I_{SC} driving the NMOS gate in continuous mode.

This function - showed in fig. 3 - speeds up the switch on phase for a lamp as a load.

BANDGAP VOLTAGE REFERENCE

The circuit provides a reference voltage which may

be used as control input voltage through a resistive divider. This reference is protected against the short circuit current.

CHARGE PUMP

The charge pump circuit holds the N-MOS gate above the supply voltage during the ON phase. This circuit consists of an RC astable which drives a comparator with a push-pull output stage. The external charge pump capacitor C_P must be at least equal to the NMOS parasitic input capacitance.

For fast gate voltage variation C_P must be increased or the bootstrap function can be used. The bootstrap capacitor should be at least 10 times greater than the powerMOS parasitic capacitance.

The charge pump voltage V_{PUMP} can reach to:

The circuit is disabled if the supply voltage is higher than V_{SH}.





Figure 3: The Typical Waveforms for Short Circuit Current Condition.

APPLICATION CIRCUIT

Figure 4.



Note: All node voltages are referred to ground pin (GND)

The currents flowing in the arrow direction are assumed positive

without C_{BS} : $C_P = 1nF$

without C_{BS} : C_{BS} must be at least 10 times higher than the gate capacitance : C_{P} = 100 pF.

CONTROLLING A 120W HALOGEN LAMP WITH THE L9610C/11C DIMMER


The L9610C/11C Lamp Dimmer is used to control the brightness of vehicle headlamps using H4 type lamps (see fig. 5). With switch S1 open the full supply voltage is applied to the lamps: closing the

switch it is a possible to reduce the average lamp voltage as desired :

$$VL = VS \qquad \frac{R3}{R2 + R3}$$

If pin 5 is connected to ground the average lamp voltage is constant, even for supply voltages in excess of 13 V.

Figure 5: Application Circuit.



The sensing resistor R_S and timing capacitor C_t should be dimensioned according to :

$$R_S = \frac{V_{Si}}{2Inom (@Vs=14 V)}$$

$$C_t = \frac{2 \text{ x limitation time}}{\kappa_{\tau}}$$

In normal conditions ($V_{CC} = 14 \text{ V}$, maximum brightness) the voltage drop across the sense resistor must be 50 mV. The current limiter intervenes attwice the nominal current, I_{nom} .

The timing capacitor C_t (V_{ct} = 3.5 V) must be chosen so that the delay before intervention is twice the duration of the current limitation at power-on.


The optimal value of the oscillator frequency, taking tolerances into account, must be slightly higher than the frequency at which lamp flicker is noticable (min 60 Hz).


The switching times are a compromise between possible EMI and switching power losses. The recommended value for Cs is 47pF.

4

DIM.	mm			inch			
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
a1	0.51			0.020			
В	0.77		1.65	0.030		0.065	
b		0.5			0.020		
b1		0.25			0.010		
D			20			0.787	
E		8.5			0.335		
е		2.54			0.100		
e3		17.78			0.700		
F			7.1			0.280	
I			5.1			0.201	
L		3.3			0.130		
Z	_	_	1.27	_	_	0.050	


OUTLINE AND MECHANICAL DATA






DIM.		mm			inch	
Dilvi.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
Α			1.75			0.069
a1	0.1		0.25	0.004		0.009
a2			1.6			0.063
b	0.35		0.46	0.014		0.018
b1	0.19		0.25	0.007		0.010
С		0.5			0.020	
c1			45° (typ.)		
D (1)	9.8		10	0.386		0.394
Е	5.8		6.2	0.228		0.244
е		1.27			0.050	
еЗ		8.89			0.350	
F (1)	3.8		4	0.150		0.157
G	4.6		5.3	0.181		0.209
L	0.4		1.27	0.016		0.050
М			0.62			0.024
S	8°(max.)					

OUTLINE AND MECHANICAL DATA



(1) D and F do not include mold flash or protrusions. Mold flash or potrusions shall not exceed 0.15mm (.006inch).



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specification mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
© 2000 STMicroelectronics – Printed in Italy – All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

