


1M (128 K × 8)-BIT SRAM

—TOP VIEW—

**INPUTS**

A0 - A16 : ADDRESS

 $\overline{\text{CS}}$: CHIP SELECT $\overline{\text{WE}}$: WRITE ENABLE**OUTPUT** $\overline{\text{OE}}$: ENABLE**INPUTS/OUTPUTS**

I/O1 - I/O8 : DATA

