


FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- 175°C Operating Temperature
- Lower Leakage Current : 10 μA (Max.) @ V_{DS} = 60V
- Lower R_{DS(ON)} : 0.030 Ω (Typ.)

BV_{DSS} = 60 V
 R_{DS(on)} = 0.04 Ω
 I_D = 30 A

TO-220



1.Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V _{DSS}	Drain-to-Source Voltage	60	V
I _D	Continuous Drain Current (T _C =25°C)	30	A
	Continuous Drain Current (T _C =100°C)	21.2	
I _{DM}	Drain Current-Pulsed ①	120	A
V _{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulsed Avalanche Energy ②	463	mJ
I _{AR}	Avalanche Current ①	30	A
E _{AR}	Repetitive Avalanche Energy ①	7.7	mJ
dv/dt	Peak Diode Recovery dv/dt ③	5.5	V/ns
P _D	Total Power Dissipation (T _C =25°C)	77	W
	Linear Derating Factor	0.52	
T _J , T _{STG}	Operating Junction and Storage Temperature Range	- 55 to +175	°C
T _L	Maximum Lead Temp. for Soldering Purposes, 1/8 " from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
R _{θJC}	Junction-to-Case	--	1.94	°C/W
R _{θCS}	Case-to-Sink	0.5	--	
R _{θJA}	Junction-to-Ambient	--	62.5	

Electrical Characteristics ($T_C=25^\circ\text{C}$ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	60	--	--	V	$V_{GS}=0V, I_D=250\mu A$
$\Delta BV/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	0.057	--	V/ $^\circ\text{C}$	$I_D=250\mu A$ See Fig 7
$V_{GS(th)}$	Gate Threshold Voltage	2.0	--	4.0	V	$V_{DS}=5V, I_D=250\mu A$
I_{GSS}	Gate-Source Leakage, Forward	--	--	100	nA	$V_{GS}=20V$
	Gate-Source Leakage, Reverse	--	--	-100		$V_{GS}=-20V$
I_{DSS}	Drain-to-Source Leakage Current	--	--	10	μA	$V_{DS}=60V$
		--	--	100		$V_{DS}=48V, T_C=150^\circ\text{C}$
$R_{DS(on)}$	Static Drain-Source On-State Resistance	--	--	0.04	Ω	$V_{GS}=10V, I_D=15A$ ④
g_{fs}	Forward Transconductance	--	21.3	--	\bar{O}	$V_{DS}=30V, I_D=15A$ ④
C_{iss}	Input Capacitance	--	1040	1350	pF	$V_{GS}=0V, V_{DS}=25V, f=1\text{MHz}$ See Fig 5
C_{oss}	Output Capacitance	--	355	410		
C_{rss}	Reverse Transfer Capacitance	--	140	165		
$t_{d(on)}$	Turn-On Delay Time	--	18	40	ns	$V_{DD}=30V, I_D=30A,$ $R_G=12\Omega$ See Fig 13 ④⑤
t_r	Rise Time	--	16	40		
$t_{d(off)}$	Turn-Off Delay Time	--	58	120		
t_f	Fall Time	--	58	120		
Q_g	Total Gate Charge	--	41	54	nC	$V_{DS}=48V, V_{GS}=10V,$ $I_D=30A$ See Fig 6 & Fig 12 ④⑤
Q_{gs}	Gate-Source Charge	--	8.6	--		
Q_{gd}	Gate-Drain("Miller ") Charge	--	17.7	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	30	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current ①	--	--	120		
V_{SD}	Diode Forward Voltage ④	--	--	1.6	V	$T_J=25^\circ\text{C}, I_S=30A, V_{GS}=0V$
t_{rr}	Reverse Recovery Time	--	75	--	ns	$T_J=25^\circ\text{C}, I_F=30A$
Q_{rr}	Reverse Recovery Charge	--	0.2	--	μC	$di_F/dt=100A/\mu\text{s}$ ④

Notes ;

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ② $L=0.6\text{mH}, I_{AS}=30A, V_{DD}=25V, R_G=27\Omega,$ Starting $T_J=25^\circ\text{C}$
- ③ $I_{SD}\leq 30A, di/dt\leq 300A/\mu\text{s}, V_{DD}\leq BV_{DSS},$ Starting $T_J=25^\circ\text{C}$
- ④ Pulse Test : Pulse Width = $250\mu\text{s},$ Duty Cycle $\leq 2\%$
- ⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics




Fig 2. Transfer Characteristics




Fig 3. On-Resistance vs. Drain Current




Fig 4. Source-Drain Diode Forward Voltage




Fig 5. Capacitance vs. Drain-Source Voltage





Fig 6. Gate Charge vs. Gate-Source Voltage



IRFZ34A

N-CHANNEL POWER MOSFET

Fig 7. Breakdown Voltage vs. Temperature




Fig 8. On-Resistance vs. Temperature




Fig 9. Max. Safe Operating Area




Fig 10. Max. Drain Current vs. Case Temperature




Fig 11. Thermal Response




Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

