


# Power management (dual digital transistors)

IMD1A

## ●Features

- Both the DTA124T and DTC124T chips in a SMT package.

## ●Circuit diagram



## ●Absolute maximum ratings ( $T_a=25^\circ\text{C}$ )

Parameter	Symbol	Limits	Unit
Collector-base voltage	$V_{\text{CEO}}$	50	V
Collector-emitter voltage	$V_{\text{CEO}}$	50	V
Emitter-base voltage	$V_{\text{EBO}}$	5	V
Collector current	$I_c$	100	mA
Collector power dissipation	$P_c$	300 (TOTAL)	mW *
Junction temperature	$T_j$	150	$^\circ\text{C}$
Storage temperature	$T_{\text{stg}}$	-55~+150	$^\circ\text{C}$

\* 200mW per element must not be exceeded. PNP type negative symbols have been omitted.

## ●Package, marking, and packaging specifications

Type	IMD1A
Package	SMT6
Marking	D1
Code	T108
Basic ordering unit (pieces)	3000

## ●Electrical characteristics ( $T_a=25^\circ\text{C}$ )

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Collector-base breakdown voltage	$BV_{\text{CBO}}$	50	—	—	V	$I_c=50\ \mu\text{A}$
Collector-emitter breakdown voltage	$BV_{\text{CEO}}$	50	—	—	V	$I_c=1\text{mA}$
Emitter-base breakdown voltage	$BV_{\text{EBO}}$	5	—	—	V	$I_e=50\ \mu\text{A}$
Collector cutoff current	$I_{\text{CBO}}$	—	—	0.5	$\mu\text{A}$	$V_{\text{CB}}=50\text{V}$
Emitter cutoff current	$I_{\text{EBO}}$	—	—	0.5	$\mu\text{A}$	$V_{\text{EB}}=4\text{V}$
Collector-emitter saturation voltage	$V_{\text{CE(sat)}}$	—	—	0.3	V	$I_c/I_e=5\text{mA}/0.5\text{mA}$
DC current transfer ratio	$h_{\text{FE}}$	100	250	600	—	$V_{\text{CE}}=5\text{V}, I_c=1\text{mA}$
Transition frequency	$f_T$	—	250	—	MHz	$V_{\text{CE}}=10\text{V}, I_e=-5\text{mA}, f=100\text{MHz}$ *
Input resistance	$R_i$	15.4	22	28.6	k $\Omega$	—

\* Transition frequency of mounted transistor. PNP type negative symbols have been omitted.