

HT49300 Specification**Features**

- Operating voltage: 2.2V~5.2V
- 8 bidirectional I/O lines
- 4 input lines
- 4 output lines
- Two external interrupt input
- Two 8-bit programmable timer/event counter with PFD (programmable frequency divider) function
- An on-chip crystal and an RC oscillator
- A watch dog timer
- 2K × 14 program memory ROM
- 96 × 8 data memory RAM
- A Real Time Clock (RTC)
- An 8-bit prescaler for RTC
- A buzzer output
- A low voltage detector
- Halt function to reduce power consumption and wake-up feature
- 64 powerful instructions
- Up to 1μs instruction cycle with 4MHz system clock
- All instructions in 1 or 2 machine cycles
- 14-bit table read instruction
- An LCD driver with 28 × 3 or 27 × 4 segments
- 6-level subroutine nesting
- Bit manipulation instruction

General Description

The HT49300 is an 8-bit high performance single chip microcontroller. Its single cycle instruction and two-stage pipeline architecture make high speed applications. The device is


suited for use in multiple LCD low power applications among which are calculators, clock timers, games, scales, toys, other hand held LCD products, and battery system in particular.

The block diagram illustrates the internal architecture and external connections of the 8051 microcontroller. Key components include:

- Internal Components:** Program ROM, Program Counter, STACK, Interrupt Circuit, INTC, Instruction Register, MP, MUX, DATA Memory, Instruction Decoder, Timing Generation, ALU, Shifter, STATUS, ACC, BP, LCD Memory, and LCD DRIVER.
- External Components:** TMR0, TMR1, TMR0C, TMR1C (Timer); RTC, WDT, Time Base (Real-time Clock/Watchdog); PC (Parallel Port); PB (Port B); PA (Port A); and various oscillators (OSC1, OSC2, OSC3, OSC4).
- Connections:** The microcontroller is connected to a 5V supply and ground. It interfaces with external memory (Program ROM, DATA Memory), timers, real-time clock, watchdog, and parallel ports (PC, PB, PA). The LCD DRIVER is connected to the microcontroller's output pins (COM0~COM2, COM3/SEG27, SEG0~SEG26).


Pad Description

Pad No.	Pad Name	I/O	Mask Option	Function
1	$\overline{\text{RES}}$	I	—	Schmitt trigger reset input, active low
2 3 4 5 6~9	PA0/BZ PA1/BZ PA2 PA3/PFD PA4~PA7	I/O	Wake-up pull high or none CMOS or NMOS	PA0~PA7 constitute an 8-bit bidirectional input/output port with a Schmitt trigger input capability. Each bit on the port can be configured as a wake-up input and with or without a pull high resistor and CMOS or NMOS by mask option. Of the eight bits, PA0~PA1 can be set as I/O pins or buzzer outputs by mask option. While PA3 can be set as an I/O pin or a PFD output also by mask option.
10 11 12 13	PB0/ $\overline{\text{INT0}}$ PB1/ $\overline{\text{INT1}}$ PB2/TMR0 PB3/TMR1	I	Pull high or none	PB0~PB3 constitute a 4-bit Schmitt trigger input port. Each bit on the port can be configured as with or without pull high resistor by mask option. Of the four bits, PB0 can be set as an input pin or an external interrupt control pin ($\overline{\text{INT0}}$) by software application. PB1 can be set as input pin or an external interrupt control pin ($\overline{\text{INT1}}$) by software application. While PB2, PB3 can be set as an input pin or a timer/event counter input pin individually also by software application.
14~17	PC0~PC3	O	—	PC0~PC3 constitute a 4-bit CMOS output port.
18	VSS	I	—	Negative power supply, GND
19	VLCD	I	—	LCD power supply
20~23	V1,V2,C1,C2	I	—	Voltage pump
27 26~24	SEG27/COM3 COM2~COM0	O	1/3 or 1/4 Duty	SEG27 can be set as a segment or a common output driver for LCD panel by mask option. COM2~COM0 are outputs for LCD panel plate.
28~54	SEG26~SEG0	O	—	LCD driver outputs for LCD panel segments
55 56	OSC4 OSC3	O I	—	Real time clock oscillators
57	VDD	—	—	Positive power supply
58 59	OSC2 OSC1	O I	Crystal or RC	OSC1 and OSC2 connect to an RC network or a crystal (by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock.

Pad Coordinates


* The IC substrate should be connected to VSS in the PCB layout artwork.

Package & Pin Assignment



64 Pin QFP

Note: Of the dice form, the TMR0 and TMR1 pads should be bonded to VDD or VSS if they are not used.

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Unit
Supply Voltage	V _{DD}	-0.3	5.5	V
Input Voltage	V _I	V _{SS} -0.3	V _{DD} +0.3	V
Storage Temperature	T _{STG}	-50	125	°C
Operating Temperature	T _{OP}	-25	70	°C

D.C. Characteristics

(T_a=25°C)

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V _{DD}	Condition				
V _{DD}	Operating voltage	—	—	2.2	—	5.2	V
I _{DD1}	Operating current (Crystal OSC)	3V	No load, f _{sys} =4MHz	—	0.7	1.5	mA
		5V		—	2	3	mA
I _{DD2}	Operating current (RC OSC)	3V	No load, f _{sys} =2MHz	—	0.5	1	mA
		5V		—	1	2	mA
I _{STB1}	Stand-by current (RTC enable, LCD on)	3V	No load, System HALT	—	—	5	μA
		5V		—	—	10	μA
I _{STB2}	Stand-by current (RTC disable, LCD off)	3V	No load, System HALT	—	—	1	μA
		5V		—	—	2	μA
V _{IL}	Input low voltage for I/O ports	3V	—	0	—	0.9	V
		5V	—	0	—	1.5	V
V _{IH}	Input high voltage for I/O ports	3V	—	2.1	—	3	V
		5V	—	3.5	—	5	V
V _{IL1}	Input low voltage (RES, INT0, INT1, TMR0, TMR1)	3V	$\overline{RES}=0.5V_{DD}$ INT0/I=0.3V _{DD} TMR0/I=0.3V _{DD}	0	—	1.5/0.9	V
		5V		0	—	2.5/1.5	V
V _{IH1}	Input high voltage (RES, INT0, INT1, TMR0, TMR1)	3V	0.8V _{DD}	2.4	—	3	V
		5V		4.0	—	5	V

Symbol	Parameter	Test Condition		Min.	Typ.	Max.	Unit
		V _{DD}	Condition				
I _{OL}	I/O ports sink current	3V	V _{DD} =3V, V _{OL} =0.3V	1.5	2.5	—	mA
		5V	V _{DD} =5V, V _{OL} =0.5V	4	6	—	mA
I _{OH}	I/O ports source current	3V	V _{DD} =3V, V _{OH} =2.7V	-1	-1.5	—	mA
		5V	V _{DD} =5V, V _{OH} =4.5V	-2	-3	—	mA
R _{PH}	Pull-high resistance of I/O ports & INT0, INT1	3V	—	40	60	80	K Ω
		5V	—	10	30	50	K Ω

A.C Characteristics


(Ta=25°C)

Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
f _{SYS1}	System clock (Crystal OSC)	V _{DD} =3V	455	—	4000	KHz
		V _{DD} =5V	455	—	4000	KHz
f _{SYS2}	System clock (RC OSC)	V _{DD} =3V	400	—	2000	KHz
		V _{DD} =5V	400	—	3000	KHz
f _{TIMER}	Timer I/P frequency (TMR0/1)	V _{DD} =3V	0	—	4000	KHz
		V _{DD} =5V	0	—	4000	KHz
t _{WDTOSC}	Watchdog oscillator	V _{DD} =3V	45	90	180	μ s
		V _{DD} =5V	35	65	130	
t _{RES}	External reset low pulse width	—	1	—	—	μ s
t _{XST}	Crystal start-up timer period	Power-up or wake-up from halt	—	1024	—	t _{SYS}
t _{INT}	Interrupt pulse width	—	1	—	—	μ s


Note: t_{SYS}=1/(f_{SYS})

Application Circuit

RC oscillator application



Crystal oscillator application



SYSTEM ARCHITECTURE

Execution Flow

The system clock is derived from either a crystal or an RC oscillator. It is internally divided into four non-overlapping clocks denoted by P1, P2, P3, and P4. An instruction cycle consists of T1 to T4.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. The pipelining scheme causes each instruction to effectively execute in a cycle. If an instruction changes the value of the program counter, two cycles are required to complete the instruction.

Program Counter - PC

The program counter (PC) is of 11 bits wide and controls the sequence where the instructions stored in the program ROM are executed. The content of the PC can specify 2048 addresses maximum.

After accessing a program memory word to fetch an instruction code, the value of the PC is incremented by one. The PC then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading a PCL register, a subroutine call, an initial reset, an internal inter-

rupt, an external interrupt, or returning from a subroutine, the PC manipulates program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instructions. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get a proper instruction; otherwise proceed with the next instruction.

The lower byte of the PC (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination is within 256 locations.

Once control transfer takes place, the execution suffers from having an additional dummy cycle.


Program Memory - ROM

The program memory (ROM) is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized with 2048×14 bits which are addressed by the PC and table pointer.

Certain locations in the ROM are reserved for special usage:

Location 000H:

Location 000H is reserved for program initialization. After chip reset, the program always begins execution at this location.



Execution Flow

Location 004H:

Location 004H is reserved for the external interrupt service program. If the $\overline{\text{INT0}}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 004H.

Location 008H:


Location 008H is reserved for the external interrupt service program also. If the $\overline{\text{INT1}}$ input pin is activated, and the interrupt is enabled, and the stack is not full, the program begins execution at location 008H.

Location 00CH:

Location 00CH is reserved for the Timer/event Counter0 interrupt service program. If a timer interrupt results from a Timer/event Counter0 overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 00CH.

Location 010H:

Location 010H is reserved for the Timer/event Counter1 interrupt service program. If a timer interrupt results from a Timer/event Counter1 overflow, and if the interrupt is enabled and



Program Memory

the stack is not full, the program begins execution at location 010H.

Mode	Program Counter										
	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial Reset	0	0	0	0	0	0	0	0	0	0	0
External Interrupt0	0	0	0	0	0	0	0	0	1	0	0
External Interrupt1	0	0	0	0	0	0	0	1	0	0	0
Timer/event Counter0 Overflow	0	0	0	0	0	0	0	1	1	0	0
Timer/event Counter1 Overflow	0	0	0	0	0	0	1	0	0	0	0
Time Base Interrupt	0	0	0	0	0	0	1	0	1	0	0
RTC Interrupt	0	0	0	0	0	0	1	1	0	0	0
Skip	PC+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, Call Branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return From Subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

Program Counter

Notes: *10~*0: Bits of Program Counter
#10~#0: Bits of Instruction Code

S10~S0: Bits of Stack Register
@7~@0: Bits of PCL

Location 014H:

Location 014H is reserved for the time base interrupt service program. If a time base interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 014H.

Location 018H:

Location 018H is reserved for the real time clock interrupt service program. If a real time clock interrupt occurs, and the interrupt is enabled, and the stack is not full, the program begins execution at location 018H.

Table location:

Any location in the ROM can be used as a look-up table. The instructions "TABRDC [m]" (the current page, 1 page=256 words) and "TABRDL [m]" (the last page) transfer the content of the lower-order byte to the specified data memory, and the content of the higher-order byte to TBLH (Table Higher-order byte register) (08H). Only the destination of the lower-order byte in the table is well-defined; the other bits of the table word are all transferred to the lower portion of TBLH, and the remaining 2 bits are both read as "0". The TBLH is read only, and the table pointer (TBLP) is a read/write register (07H), indicating the table location. Before accessing the table, the location should be placed in TBLP. All the table related instructions require 2 cycles to complete the operation. These areas may function as a normal ROM depending upon the user's requirements.

Stack Register - STACK

The stack register is a special part of the memory used to save the content of the PC. The

stack is organized into 6 levels and is neither part of the data nor of the program, and is neither readable nor writeable. Its activated level is indexed by a stack pointer (SP) and is neither readable nor writeable. At a commencement of a subroutine call or an interrupt acknowledgment, the content of the PC is pushed onto the stack. At the end of the subroutine or interrupt routine, signaled by a return instruction (RET or RETI), the content of the PC is restored to its previous value from the stack. After chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag is recorded but the acknowledgment is still inhibited. Once the SP is decremented (by RET or RETI), the interrupt is serviced. This feature prevents stack overflow, allowing the programmer to use the structure easily. Likewise, if the stack is full, and a "CALL" is subsequently executed, a stack overflow occurs and the first entry is lost (only the most recent six return address are stored).

Data Memory - RAM

The data memory (RAM) is designed with 128 × 8 bits, and is divided into two functional groups, namely special function registers and general purpose data memory, most of which are readable/writeable, although some are read only.

Of the two types of functional groups, the special function registers consist of an Indirect addressing register0 (00H), a Memory pointer register0 (MP0; 01H), an Indirect addressing register1 (02H), a Memory pointer register1 (MP1;03H), a Bank Pointer (BP;04H), an Accumulator

Instruction(s)	Table Location										
	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0


Table Location

Notes: *10~*0: Bits of table location
@7~@0: Bits of table pointer

P10~P8: Bits of current Program Counter

(ACC;05H), a Program counter lower-order byte register (PCL;06H), a Table pointer (TBLP;07H), a Table higher-order byte register (TBLH;08H), a Real time clock control register (RTCC;09H), a Status register (STATUS;0AH), an Interrupt control register0 (INTC0;0BH), a Timer/event Counter0 (TMR0;0DH), a Timer/event Counter0 control register (TMR0C;0EH), a Timer/event Counter1 (TMR1;10H), a Timer/event Counter1 control register (TMR1C;11H), I/O registers (PA;12H, PB;14H, PC;16H), and Interrupt control register1 (INTC1;1EH). On the other hand, the general purpose data memory, addressed from 20H to 7FH, is used for data and control information under instruction commands.

The areas in the RAM can directly handle arithmetic, logic, increment, decrement, and rotate operations. Except some dedicated bits, each



RAM Mapping

bit in the RAM can be set and reset by "SET [m].i" and "CLR [m].i". They are also indirectly accessible through the Memory pointer register0 (MP0;01H) or the Memory pointer register1 (MP1;03H).

Indirect Addressing Register

Location 00H and 02H are indirect addressing registers that are not physically implemented. Any read/write operation of [00H] and [02H] accesses the RAM pointed to by MP0 (01H) and MP1 (03H) respectively. Reading location 00H or 02H indirectly returns the result 00H. While, writing it indirectly leads to no operation.

The function of data movement between two indirect addressing registers is not supported. The memory pointer registers, MP0 and MP1, are both 7-bit registers used to access the RAM by combining corresponding indirect addressing registers. The bit7 of MP0 and MP1 are undefined and reading will return the result "1". Any writing operation to MP0 and MP1 will only transfer the lower 7-bit data.

MP0 only can be applied to data memory, while MP1 can be applied to data memory and LCD display memory.

Accumulator (ACC)

The accumulator (ACC) relates to ALU operations. It is also mapped to location 05H of the RAM and is capable of operating with immediate data. The data movement between two data memories has to get through the ACC.

Arithmetic and Logic Unit - ALU

This circuit performs 8-bit arithmetic and logic operations and provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment & Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ etc.)

The ALU not only saves the results of a data operation but changes the status register.

Status Register - STATUS

The status register (0AH) is of 8 bits wide and contains, a carry flag (C), an auxiliary carry flag (AC), a zero flag (Z), an overflow flag (OV), a power down flag (PD), and a watch dog time-out flag (TO). It also records the status information and controls the operation sequence.

Except the TO and PD flags, bits in the status register can be altered by instructions, similar to other registers. Data written into the status register does not alter the TO or PD flags. Operations related to the status register, however, may yield different results from those intended. The TO and PD flags can only be changed by a watch dog timer overflow, chip power-up, or clearing the watch dog timer and executing the "HALT" instruction. The Z, OV, AC, and C flags reflect the status of the latest operations.

On entering the interrupt sequence or executing the subroutine call, the status register will not be pushed onto the stack automatically. If

the content of the status is important, and the subroutine is likely to corrupt the status register, the programmer should take precautions and save it properly.

Interrupts

The HT49300 provides two external interrupts, two internal timer/event counter interrupts, an internal time base interrupt, and an internal real time clock interrupt. The interrupt control register0 (INTC0;0BH) and interrupt control register1 (INTC1;1EH) both contain the interrupt control bits that are used to set the enable/disable status and interrupt request flags.

Once an interrupt subroutine is serviced, other interrupts are all blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may take place during this interval, but only the interrupt request flag will be recorded. If a certain interrupt requires servicing within the service routine, the programmer may set the EMI bit and the corresponding bit of INTC0 or of INTC1 in order to allow interrupt nesting. Once the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is

Labels	Bits	Function
C	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. Also it is affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared by either a system power-up or executing the "CLR WDT" instruction. PD is set by executing the "HALT" instruction.
TO	5	TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
—	6	Undefined, read as "0"
—	7	Undefined, read as "0"

STATUS Register

enabled, until the SP is decremented. The stack should be prevented from being full for immediate service.

All these interrupts have the wake-up capability. When an interrupt is serviced, a control transfer occurs by pushing the PC onto the stack and then by branching it to subroutines at the specified location(s) in the ROM. Only

the PC is pushed onto the stack. If the content of the register or of the status register (STATUS) is altered by the interrupt service program which corrupts the desired control sequence, the programmer ought to save the content first.

External interrupts are triggered by a high to low transition of INT0 or INT1, and the related

Register	Bit No.	Label	Function
INTC0 (0BH)	0	EMI	Control the master (global) interrupt (1=enabled; 0=disabled)
	1	EEI0	Control the external interrupt0 (1=enabled; 0=disabled)
	2	EEI1	Control the external interrupt1 (1=enabled; 0=disabled)
	3	ET0I	Control the Timer/event Counter0 interrupt (1=enabled; 0=disabled)
	4	EIF0	External interrupt0 request flag (1=active; 0=inactive)
	5	EIF1	External interrupt1 request flag (1=active; 0=inactive)
	6	T0F	Internal Timer/event Counter0 request flag (1=active; 0=inactive)
	7	—	Unused bit, read as "0"
INTC1 (1EH)	0	ET1I	Control the Timer/event Counter1 inerrupt (1=enabled; 0=disabled)
	1	ETBI	Control the time base interrupt (1=enabled; 0=disabled)
	2	ERTI	Control the real time clock interrupt (1=enabled; 0=disabled)
	3	—	Unused bit, read as "0"
	4	T1F	Internal Timer/event Counter1 request flag (1=active; 0=inactive)
	5	TBF	Time base request flag (1=active; 0=inactive)
	6	RTF	Real time clock request flag (1=active; 0=inactive)
	7	—	Unused bit, read as "0"

INTC Register

interrupt request flag (EIF0; bit 4 of INTC0, EIF1; bit 5 of INTC0) is set as well. After the interrupt is enabled, the stack is not full, and the external interrupt is active, a subroutine call to location 04H or 08H occurs. The interrupt request flag (EIF0 or EIF1) and EMI bits are all cleared to disable other interrupts.

The internal Timer/event Counter0 interrupt is initialized by setting the Timer/event Counter0 interrupt request flag (T0F; bit 6 of INTC0), that is caused by a timer overflow. After the interrupt is enabled, and the stack is not full, and the T0F bit is set, a subroutine call to location 0CH occurs. The related interrupt request flag (T0F) is reset, and the EMI bit is cleared to disable further interrupts. The Timer/event Counter1 is operated in the same manner but its related interrupt request flag is T1F (bit 4 of INTC1) and its subroutine call location is 10H.

The time base interrupt is initialized by setting the time base interrupt request flag (TBF; bit 5 of INTC1), that is caused by a regular time base signal. After the interrupt is enabled, and the stack is not full, and the TBF bit is set, a subroutine call to location 14H occurs. The related interrupt request flag (TBF) is reset and the EMI bit is cleared to disable further interrupts.

The real time clock interrupt is initialized by setting the real time clock interrupt request flag (RTF; bit 6 of INTC1), that is caused by a regular real time clock signal. After the interrupt is enabled, and the stack is not full, and the RTF bit is set, a subroutine call to location 18H occurs. The related interrupt request flag (RTF) is reset and the EMI bit is cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are all held until the "RETI" instruction is executed or the EMI bit and the related interrupt control bit are set both to 1 (if the stack is not full). To return from the interrupt subroutine, "RET" or "RETI" may be invoked. RETI sets the EMI bit and enables an interrupt service, but RET does not.

Interrupts occurring in the interval between

the rising edges of two consecutive T2 pulses are serviced on the latter of the two T2 pulses if the corresponding interrupts are enabled. In the case of simultaneous requests, the priorities in the following table apply. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
a	External interrupt 0	1	04H
b	External interrupt 1	2	08H
c	Timer/event Counter0 overflow	3	0CH
d	Timer/event Counter1 overflow	4	10H
e	Time base interrupt	5	14H
f	Real time clock interrupt	6	18H

The Timer/event Counter0 interrupt request flag (T0F), external interrupt1 request flag (EIF1), external interrupt0 request flag (EIF0), enable Timer/event Counter0 interrupt bit (ET0I), enable external interrupt1 bit (EEI1), enable external interrupt0 bit (EEI0), and enable master interrupt bit (EMI) make up of the Interrupt Control register0 (INTC0) which is located at 0BH in the RAM. The real time clock interrupt request flag (RTF), time base interrupt request flag (TBF), Timer/event Counter1 interrupt request flag (T1F), enable real time clock interrupt bit (ERTI), and enable time base interrupt bit (ETBI), enable Timer/event Counter1 interrupt bit (ET1I) on the other hand, constitute the Interrupt Control register1 (INTC1) which is located at 1EH in the RAM. EMI, EEI0, EEI1, ET0I, ET1I, ETBI, and ERTI are all used to control the enable/disable status of interrupts. These bits prevent the requested interrupt from being serviced. Once the interrupt request flags (RTF, TBF, T0F, T1F, EIF1, EIF0) are all set, they remain in the INTC1 or INTC0 respectively until the interrupts are serviced or cleared by a software instruction.


It is suggested that a program not use the "CALL subroutine" within the interrupt subroutine. It's

because interrupts often occur in an unpredictable manner or require to be serviced immediately in some applications. At this time, if only one stack is left, and enabling the interrupt is not well controlled, operation of the “call” in the interrupt subroutine may damage the original control sequence.

Oscillator Configuration

The HT49300 provides 2 oscillator circuits for system clocks, i.e., RC oscillator and crystal oscillator, determined by mask option. No matter what type of oscillator is selected, the signal is used for the system clock. The HALT mode ceases the system oscillator and resists the external signal to conserve power.

Of the two oscillators, if the RC oscillator is used, an external resistor between OSC1 and VSS is demanded, and the range of the resistance should be from 51KΩ to 1MΩ. The system clock, divided by 4, is available on OSC2 with a pull-high resistor, which can be used to synchronize external logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature, and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.




System Oscillator

On the other hand, if the crystal oscillator is chosen, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift required for the oscillator, and no other external components are demanded. A resonator may be connected between OSC1 and OSC2 to replace the crystal and to get a frequency reference, but two external capacitors in OSC1 and

OSC2 are needed.

There is another oscillator circuit designed for the real time clock. In this case, only the 32.768KHz crystal oscillator can be applied. The crystal should be connected between OSC3 and OSC4, and two external capacitors along with one external resistor are required for the oscillator circuit in order to get a stable frequency.

The RTC oscillator circuit can be controlled to oscillate quickly by setting “SAVE” bit (bit 4 of RTCC). It's recommended to turn on the quick oscillating function upon power on, and turn it off after 2 seconds.



RTC Oscillator

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Although the system enters the power down mode, the system clock stops, and the WDT oscillator still works with a period of approximately 78μs. The WDT oscillator can be disabled by mask option to conserve power.

Watch Dog Timer - WDT

The clock source of the WDT is implemented by a dedicated RC oscillator (WDT oscillator) or a instruction clock (system clock/4) or a real time clock oscillator (RTC oscillator). The timer is designed to prevent a software malfunction or sequence from jumping to an unknown location with unpredictable results. The WDT can be disabled by mask option. But if the WDT is disabled, all executions related to the WDT lead to no operation.

After the WDT clock source is selected, it is first divided by 128 (7 stages) to derive a longer time-out period. It is processed by a prescaler to yield various time out periods whose range is $clock/2^9 \sim clock/2^{16}$ selectable by mask option.

If the clock source of WDT chooses the internal WDT oscillator, the time-out period may vary with temperature, VDD, and process variations. On the other hand, if the clock source selects the instruction clock and the "halt" instruction is executed, WDT may stop counting and lose its protecting purpose, and the logic can only be restarted by external logic.

When the device operates in a noisy environment, using the on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT can cease the system clock.

The overflow of WDT under normal operation initializes a "chip reset" and sets the status bit "TO". In the HALT mode, the overflow initializes a "warm reset", and only the PC and SP are reset to zero. To clear the content of WDT, there are 3 methods to be adopted, i.e., external reset (a low level to \overline{RES}), software instruction(s), and "HALT" instruction. The software instruction(s) include "CLR WDT" and the other set – "CLR WDT1" and "CLR WDT2". Of these two types of instruction, only one type of instruction can be active at a time depending on the mask option – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e., CLR WDT times equal one), any execution of the "CLR


WDT" instruction clears the WDT. In the case that "CLR WDT1" and "CLR WDT2" are chosen (i.e., CLR WDT times equal two), these two instructions have to be executed to clear the WDT; otherwise, the WDT may reset the chip because of time-out.

Multi-Function Timer


The HT49300 provides a multi-function timer for WDT, time base and RTC but with different time-out periods. The multi-function timer consists of a 7-stage divider and a 8-bit prescaler, with the clock source coming from WDT OSC or RTC OSC or the instruction clock (i.e., system clock divided by 4). The multi-function timer also provides a near 4KHz signal for LCD driver circuits, and a frequency selectable signal (ranges from $Clock/2^2$ to $Clock/2^9$) for buzzer output by mask option.

Time Base

The time base offers a periodic time-out period to generate a regular internal interrupt. Its time-out period ranges from $clock/2^0$ to $clock/2^{15}$ selected by mask option. If time base time-out occurs, the related interrupt request flag (TBF; bit 5 of INTC1) is set. But if the



Watch Dog Timer



Time Base

interrupt is enabled, and the stack is not full, a subroutine call to location 14H occurs. The time base time-out signal also can be applied to be a clock source of Timer/event Counter1 for getting a longer timer-out period.

Real Time Clock (RTC)

The real time clock (RTC) is operated in the same manner as the time base that is used to supply a regular internal interrupt. Its time-out period ranges from clock/ 2^8 to clock/ 2^{15} by software programming. Writing data to RT2, RT1 and RT0 (bit2, 1, 0 of RTCC;09H) yields various time-out periods. If the RTC time-out occurs, the related interrupt request flag (RTF; bit 6 of INTC1) is set. But if the interrupt is enabled, and the stack is not full, a subroutine call to location 18H occurs. The real time clock time-out signal also can be applied to be a clock source of Timer/event Counter0 for getting a longer time-out period.

RT2	RT1	RT0	RTC Clock Divided Factor
0	0	0	2^8
0	0	1	2^9
0	1	0	2^{10}
0	1	1	2^{11}
1	0	0	2^{12}
1	0	1	2^{13}
1	1	0	2^{14}
1	1	1	2^{15}


Power Down Operation - HALT

The HALT mode is initialized by the "HALT" instruction and results in the following.

- The system oscillator turns off but the WDT oscillator keeps running (if the WDT oscillator or the real time clock is selected).
- The contents of the on-chip RAM and of the registers remain unchanged.
- The WDT is cleared and start recounting (if the source of the clock of WDT is from the WDT oscillator or the real time clock oscillator).
- All I/O ports maintain their original status.
- The PD flag is set but the TO flag is cleared.
- LCD driver is still running (if the WDT OSC or RTC OSC is selected).

The system quits the HALT mode by an external reset, an interrupt, an external falling edge signal on port A, or a WDT overflow. An external reset causes device initialization, and the WDT overflow performs a "warm reset". After examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared by system power-up or by executing the "CLR WDT" instruction, and is set by executing the "HALT" instruction. On the other hand, the TO flag is set if WDT time-out occurs, and causes a wake-up that only resets the PC (Program Counter) and SP, and leaves the others at their original state.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program resumes execution of the next instruction. On the other hand, awakening from an interrupt, two sequences may occur. If the related interrupt(s) is disabled or the interrupt(s) is enabled, but the stack is full, the program resumes execution at the next instruction. But if



Real Time Clock

the interrupt is enabled, and the stack is not full, the regular interrupt response takes place.

When an interrupt request flag is set before entering the “halt” status, the system cannot be awoken using that interrupt.

If wake-up event(s) occurs, and the source of the system clock is from the crystal, it takes 1024 t_{SYS} (system clock period) to resume normal operation. In other words, a dummy period is inserted after the wake-up. But if the source of the system clock is from the RC oscillator, it continues operation. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution is delayed by more than one cycle. However, if the wake-up results in the next instruction execution, the execution will be performed immediately after the dummy period is finished.


To minimize power consumption, all the I/O pins should be carefully managed before entering the HALT status.

Reset

There are 3 ways in which reset may occur.

- \overline{RES} is reset during normal operation
- \overline{RES} is reset during HALT
- WDT time-out is reset during normal operation

The WDT time-out during HALT differs from other chip reset conditions, for it can perform a “warm reset” that resets only PC and SP and leaves the other circuits at their original state. Some registers remain unaffected during any other reset conditions. Most registers are reset to the “initial condition” once the reset condi-



Reset Circuit

tions are met. Examining the PD flag and TO flag, the program can distinguish between different “chip resets”.


TO	PD	RESET Conditions
0	0	\overline{RES} reset during power-up
u	u	\overline{RES} reset during normal operation
0	1	\overline{RES} wake-up HALT
1	u	WDT time-out during normal operation
1	1	WDT wake-up HALT

Note: “u” means “unchanged”.


To guarantee that the crystal oscillator is started and stabilized, the XST (Crystal Start-up Timer) provides an extra-delay by the OSC mask option. The extra-delay delays 1024 system clock pulses when the system awakes from the HALT state or powers up. After the crystal oscillator is invoked, the XST is automatically selected. As the XST is not required for the RC oscillator, it is disabled. Once the XST is selected, awaking from the HALT state or system power-up, the XST delay is added.

On the other hand, if the RC oscillator is selected instead, the reset duration comes from the \overline{RES} only. But if the crystal oscillator is applied, an extra XST delay is added during the power-up period, and any wake-up from the HALT may enable the XST delay only. The chip reset status of the functional units are shown below.

PC	000H
Interrupt	Disabled
Prescaler, Divider	Cleared
WDT, RTC, Time Base	Clear. After master reset, begin counting
Timer/event Counter	Off
Input/output Ports	Input mode
SP	Point to the top of the stack



Reset Timing Chart



Reset Configuration

The states of the registers are as summarized.

Register	Reset (power on)	WDT time-out (normal operation)	RES reset (normal operation)	RES reset (HALT)	WDT time- out (HALT)
TMR0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR0C	0000 1---	0000 1---	0000 1---	0000 1---	uuuu u---
TMR1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMR1C	0000 1---	0000 1---	0000 1---	0000 1---	uuuu u---
Program Counter	000H	000H	000H	000H	000H*
MP0	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
MP1	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	--xx xxxx	--uu uuuu	--uu uuuu	--uu uuuu	--uu uuuu
STATUS	--00 xxxx	--1u uuuu	--uu uuuu	--01 uuuu	--11 uuuu
INTC0	-000 0000	-000 0000	-000 0000	-000 0000	-uuu uuuu
INTC1	--00 --00	--00 --00	--00 --00	--00 --00	--uu --uu
RTCC	--00 0111	--00 0111	--00 0111	--00 0111	--uu uuuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PB	---- 1111	---- 1111	---- 1111	---- 1111	---- uuuu
PC	---- 1111	---- 1111	---- 1111	---- 1111	---- uuuu

Note: "*" refers to "warm reset".

"u" means "unchanged".

"x" means "unknown".

Timer/Event Counter

Two timer/event counters are implemented in the HT49300. Both of them contain an 8-bit programmable count-up counter.

The Timer/event Counter0 clock source may from system clock or system clock/4 or RTC time-out signal or external source. System clock source or system clock/4 is selected by mask option.

The Timer/event Counter1 clock source may from TMR0 overflow or system clock or time base time-out signal or system clock/4 or external source, and the three former clock source is selected by mask option.

The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

The two timer/event counters are operated almostly in the same manner, except the clock source and related registers.


There are 2 registers related to Timer/event Counter0, i.e., TMR0 ([0DH]) and TMR0C ([0EH]), and two registers related to Timer/event Counter1, i.e., TMR1 ([10H]), and TMR1C ([11H]). And two physical registers are mapped to TMR0 (TMR1) location; writing TMR0 (TMR1) locates the starting value put in the timer/event counter preload register, while reading it yields the content of the timer/event counter. The TMR0C (TMR1C) is a timer/event

counter control register, defining some options.

The TN0 and TN1 bits define the operation mode. The event count mode is used to count external events, which means that the clock source is from an external (TMR0, TMR1) pin. The timer mode functions as a normal timer with the clock source coming from the internal selected clock source. Finally, the pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR0, TMR1), and the counting is based on the internal clock source, too.

In the event count or timer mode, the timer/event counter starts counting at the current content in the timer/event counter and ends at FFH. Once an overflow occurs, the counter is reloaded from the timer/event counter preload register, and generates an interrupt request flag (T0F; bit 6 of INTC0, T1F; bit 4 of INTC1).

In the pulse width measurement mode with the values of the TON and TE bits equal to one, after the TMR0 (TMR1) has received a transient from low to high (or high to low if the TE bit is "0"), it will start counting until the TMR0 (TMR1) returns to the original level and resets the TON. The measured result remains in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will re-function as long as it receives



Timer/Event Counter0

Label (TMR0C)	Bits	Function
—	0~2	Unused bits, read as “0”
TE	3	To define the TMR0 active edge of timer/event counter (0=active on low to high; 1=active on high to low)
TON	4	To enable/disable timer counting (0=disabled; 1=enabled)
TN2	5	2 to 1 multiplexer control inputs to select the timer/event counter clock source (0=RTC outputs; 1=system clock or system clock/4)
TN0 TN1	6,7	To define the operating mode 01=Event count mode (External clock) 10=Timer mode (Internal clock) 11=Pulse Width measurement mode (External clock) 00=Unused


TMR0C Register

further transient pulse. In this operation mode, the timer/event counter begins counting according not to the logic level but to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues an interrupt request, as in the other two modes, i.e., event and timer modes.

To enable the counting operation, the Timer ON bit (TON; bit 4 of TMR0C (TMR1C)) should be set to 1. In the pulse width measurement mode, the TON is automatically cleared after the measurement cycle is completed. But in the other two modes, the TON can only be reset by instructions. The overflow of the Timer/event

Counter0/1 is one of the wake-up sources and also can be applied to as a PFD (Programmable Frequency Divider) output at PA3 by mask option. Only one PFD (PFD0 or PFD1) can be applied to PA3 by mask option, too. No matter what the operation mode is, writing a 0 to ET0I or ET1I disables the related interrupt service. When the PFD function is selected, executing “CLR [PA].3” instruction to enable PFD output and executing “SET [PA].3” instruction to disable PFD output.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register also reloads that data to the timer/event counter. But if the timer/event counter



Timer/Event Counter1

TMR1C Register

When the timer/event counter (reading TMR0/TMR1) is read, the clock is blocked to avoid errors. As this may result in a counting error, blocking of the clock should be taken into account by the programmer.

There are an 8-bit bi-directional input/output port, a 4-bit input port and a 4-bit output port in the HT49300, labeled PA, PB and PC which

[illegible]

23

latched and remain unchanged until the output latch is rewritten.

When the structures of PA are open drain NMOS type, it should be noted that, before reading data from pads should write "1" to the related bits to disable the NMOS device. That is firstly executing the instruction "SET [m].i" (i=0~7 for PA) to disable related NMOS device, and then "MOV A, [m]" to get stable datas.

After chip reset, these input lines stay at the high level or are left floating (by mask option). Each bit of these output latches can be set or cleared by the "SET [m].i" and "CLR [m].i" (m=12H or 16H) instructions.

Some instructions first input data and then follow the output operations. For example, "SET [m].i", "CLR [m].i", "CPL [m]", "CPLA [m]" read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or to the accumulator.

LCD Display Memory

The HT49300 provides a area of embeded data memory for LCD display. This area is located from 40H to 5BH of the RAM at Bank 1. Bank pointer (BP; located at 04H of the RAM) is the switch between the RAM and the LCD display memory. When the BP is set "1", any data written into 40H~5BH will effect the LCD display.


When the BP is cleared "0", any data written into 40H~5BH means to access the general purpose data memory. The LCD display memory can be read and written to only by indirect addressing mode using MP1. When data is written into the display data area it is automatically read by the LCD driver which then generates the corresponding LCD driving signals. To turn the display on or off, a "1" or a "0" is written to the corresponding bit of the display memory, respectively. The figure illustrates the mapping between the display memory and LCD pattern for the HT49300.

LCD Driver Output

The output number of the HT49300 LCD driver can be 28×2 or 28×3 or 27×4 by mask option (ie., 1/2 duty or 1/3 duty or 1/4 duty). The bias type of LCD driver can be "R" type or "C" type. If the "R" bias type is selected, no external capacitor is required. If the "C" bias type is selected, a capacitor mounted between C1 and C2 pins is needed. The bias voltage of LCD driver can be 1/2 bias or 1/3 bias by mask option. If 1/2 bias is selected, a capacitor mounted between V2 pin and ground is required. If 1/3 bias is selected, two capacitors are needed for V1 and V2 pins. Please refer to application diagram.

Voltage Low Detector

The HT49300 provides a voltage low detector




for battery system application. If the battery voltage is lower than the specified value, the battery low flag (BLF; bit 5 of RTCC) is set. The specified value can be 3.3V~3.6V or 2.2V~2.4V when the LCD bias is selected to be 1/3 bias or 1/2 bias respectively. The voltage low detector circuit can be turn on or off by writing a "1" or a "0" to BON (bit 3 of RTCC register). A delay time about 100 μ s is required to monitor the BLF after setting the BON bit. The BLF is invalid when the BON is cleared as "0".

Buzzer

HT49300 provides a pair of buzzer output BZ and $\overline{\text{BZ}}$, which share pins with PA0 and PA1 respectively determined by mask option. It's output frequency can be selected by mask option, too.

When the buzzer function is selected, setting PA.0 & PA.1 "0" simultaneously to enable buzzer output and setting PA.0 "1" to disable buzzer output.



LCD Driver Output (1/3 duty, 1/2 bias)

Register	Bit No.	Label	Read/Write	Reset	Function
RTCC (09H)	0~2	RT0 RT1 RT2	R/W	0	8 to 1 multiplexer control inputs to select the real time clock prescaler output
	3	BON	R/W	0	Voltage low detector enable/disable control bit. "0" indicates voltage detector is disabled. "1" indicates voltage detector is enabled.
	4	SAVE	R/W	0	Control the RTC OSC to oscillate quickly. "0" disable "1" enable
	5	BLF	R/W	0	Battery low flag "0" indicates the voltage is not low "1" indicates the voltage is low
	6,7	—	—	—	Unused bits, read as "0"

RTCC Register

Mask Option

The following shows 18 kinds of mask options in the HT49300. All these options should be defined in order to ensure proper system functioning.

No.	Mask Option
1	OSC type selection. This option is to decide if an RC or Crystal oscillator is chosen as system clock. If the Crystal oscillator is selected, the XST (Crystal Start-up Timer) default is activated, otherwise the XST is disabled.
2	Clock source selection of WDT, RTC and Time Base. There are 3 types of selection: system clock/4 or RTC OSC or WDT OSC.
3	WDT enable/disable selection. WDT can be enabled or disabled by mask option.
4	CLR WDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the "CLR WDT" can clear the WDT. "Two times" means only if both of the "CLR WDT1" and "CLR WDT2" have been executed, the WDT can be cleared.
5	WDT time-out period selection. The WDT time-out period ranges from clock/2 ⁹ to clock/2 ¹⁶ . "Clock" means the clock source selected by mask option.
6	Time Base time-out period selection. The Time Base time-out period ranges from clock/2 ⁰ to clock/2 ¹⁵ . "Clock" means the clock source selected by mask option.
7	Buzzer output frequency selection. There are eight types frequency signals for buzzer output: Clock/2 ² ~Clock/2 ⁹ . "Clock" means the clock source selected by mask option.
8	Wake-up selection. This option defines the activity of the wake-up function. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT by a following edge.

No.	Mask Option
9	Pull high selection. This option is to decide whether the pull high resistance is viable or not on the PA and PB. Each bit of the ports can be independently selected.
10	PA CMOS or NMOS selection. The structure of PA each bit can be selected to be CMOS or NMOS individually. When the CMOS is selected, the related pins only can be used for output operations. When the NMOS is selected, the related pins can be used for input or output operations.
11	Clock source selection of Timer/event Counter0. There are two types of selection: system clock or system clock/4.
12	Clock source selection of Timer/event Counter1. There are three types of selection: TMR0 overflow, system clock or Time Base overflow.
13	I/O pins share with other functions selection. PA0/BZ, PA1/BZ: PA0 and PA1 can be set as I/O pins or buzzer outputs. PA3/PFD: PA3 can be set as I/O pins or PFD output.
14	LCD common selection. There are 3 types of selection: 2 common (1/2 duty) or 3 common (1/3 duty) or 4 common (1/4 duty). If the 4 common is selected, the segment output pin "SEG27" will be set as a common output.
15	LCD bias power supply selection. There are 2 types of selection: 1/2 bias or 1/3 bias.
16	LCD bias type selection. This option is to decide what kind of bias is selected, R type or C type.
17	Low battery voltage selection. This option defines which battery voltage is low enough. There are two types of selection: If the 1/3 bias is selected, the battery low voltage should be 3.3V~3.6V every other 0.1V. If the 1/2 bias is selected, the battery low voltage should be 2.2V~2.4V every other 0.1V.
18	PFD selection. If PA3 is set as PFD output, there are two types of selection; One is PFD0 as the PFD output, the other is PFD1 as the PFD output. PFD0, PFD1 are the timer overflow signals of Timer/event counter0, Timer/event Counter1 respectively.

Instruction Set

Instruction Set Summary

Mnemonic	Description	Flag Affected
Arithmetic		
ADD A,[m]	Add data memory to ACC	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	Z,C,AC,OV
ADCM A,[m]	Add ACC to register with carry	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry with result in data memory	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	C
Logic Operation		
AND A,[m]	AND data memory to ACC	Z
OR A,[m]	OR data memory to ACC	Z
XOR A,[m]	Exclusive-OR data memory to ACC	Z
ANDM A,[m]	AND ACC to data memory	Z
ORM A,[m]	OR ACC to data memory	Z
XORM A,[m]	Exclusive-OR ACC to data memory	Z
AND A,x	AND immediate data to ACC	Z
OR A,x	OR immediate data to ACC	Z
XOR A,x	Exclusive-OR immediate data to ACC	Z
CPL [m]	Complement data memory	Z
CPLA [m]	Complement data memory with result in ACC	Z
Increment & Decrement		
INCA [m]	Increment data memory with result in ACC	Z
INC [m]	Increment data memory	Z
DECA [m]	Decrement data memory with result in ACC	Z
DEC [m]	Decrement data memory	Z

Mnemonic	Description	Flag Affected
Rotate		
RRA [m]	Rotate data memory right with result in ACC	None
RR [m]	Rotate data memory right	None
RRCA [m]	Rotate data memory right through carry with result in ACC	C
RRC [m]	Rotate data memory right through carry	C
RLA [m]	Rotate data memory left with result in ACC	None
RL [m]	Rotate data memory left	None
RLCA [m]	Rotate data memory left through carry with result in ACC	C
RLC [m]	Rotate data memory left through carry	C
Data Move		
MOV A,[m]	Move data memory to ACC	None**
MOV [m],A	Move ACC to data memory	None
MOV A,x	Move immediate data to ACC	None
Bit Operation		
CLR [m].i	Clear bit of data memory	None
SET [m].i	Set bit of data memory	None
Branch		
JMP addr	Jump unconditionally	None
SZ [m]	Skip if data memory is zero	None
SZA [m]	Skip if data memory is zero with data movement to ACC	None
SZ [m].i	Skip if bit i of data memory is zero	None
SNZ [m].i	Skip if bit i of data memory is not zero	None
SIZ [m]	Skip if increment data memory is zero	None
SDZ [m]	Skip if decrement data memory is zero	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	None
CALL addr	Subroutine call	None
RET	Return from subroutine	None
RET A,x	Return from subroutine and load immediate data to ACC	None
RETI	Return from interrupt	None
Table Read		
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	None

Mnemonic	Description	Flag Affected
Miscellaneous		
NOP	No operation	None
CLR [m]	Clear data memory	None
SET [m]	Set data memory	None
CLR WDT	Clear Watchdog timer	TO,PD
CLR WDT1	Pre-clear Watchdog timer	TO*,PD*
CLR WDT2	Pre-clear Watchdog timer	TO*,PD*
SWAP [m]	Swap nibbles of data memory	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	None
HALT	Enter power down mode	TO,PD

Notes:

x = 8-bit immediate data

m = 7-bit data memory address

A = accumulator

i = 0...7 number of bits

addr = 10-bit program memory address

√ = Flag(s) is affected

– = Flag(s) is not affected

* = Flag(s) may be affected by the execution status

** = For the old version of the E.V. chip, the zero flag (Z) can be affected by executing the MOV A,[M] instruction.

For the new version of the E.V. chip, the zero flag cannot be changed by executing the MOV A,[M] instruction.

Instruction Definition

ADC A,[m]

Add the data memory and carry to the accumulator

Description

The contents of the specified data memory, of the accumulator, and of the carry flag are added simultaneously, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC + [m] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADCM A,[m]

Add the accumulator and carry to the data memory

Description

The contents of the specified data memory, of the accumulator, and of the carry flag are added simultaneously, leaving the result in the specified data memory.

Operation

$[m] \leftarrow ACC + [m] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADD A,[m]

Add the data memory to the accumulator

Description

The contents of the specified data memory and of the accumulator are added. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC + [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADD A,x

Add the immediate data to the accumulator

Description

The contents of the accumulator and of the specified data are added, leaving the result in the accumulator.

Operation

 $ACC \leftarrow ACC + x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

ADDM A,[m]

Add the accumulator to the data memory

Description

The contents of the specified data memory and of the accumulator are added. The result is stored in the data memory.

Operation

 $[m] \leftarrow ACC + [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

AND A,[m]

Logical AND the accumulator with the data memory

Description

Data in the accumulator and in the specified data memory perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

 $ACC \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

AND A,x

Logical AND the immediate data to the accumulator

Description

Data in the accumulator and in the specified data perform a bitwise logical_AND operation. The result is stored in the accumulator.

Operation

 $ACC \leftarrow ACC \text{ "AND" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

ANDM A,[m]	Logical AND the data memory with the accumulator
Description	Data in the specified data memory and in the accumulator perform a bitwise logical_AND operation. The result is stored in the data memory.
Operation	$[m] \leftarrow \text{ACC "AND" } [m]$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

CALL addr	Subroutine call
Description	The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.
Operation	Stack \leftarrow PC+1 PC \leftarrow addr
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

CLR [m]	Clear the data memory
Description	The content of the specified data memory is cleared to zero.
Operation	$[m] \leftarrow 00H$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

CLR [m].i	Clear a bit of the data memory
Description	Bit i of the specified data memory is cleared to zero.
Operation	$[m].i \leftarrow 0$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

CLR WDT

Clear the watch dog timer

Description

The WDT and the the WDT prescaler are cleared (re-counting from zero). The power down bit (PD) and time-out bit (TO) are both cleared.

Operation

WDT & WDT Prescaler \leftarrow 00H
PD & TO \leftarrow 0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	0	0	–	–	–	–

CLR WDT1

Preclear the watch dog timer

Description

The PD, TO flags, WDT, and the WDT prescaler are all cleared (re-counting from zero) if the other preclear WDT instruction is executed. Only execution of this instruction without the other preclear instruction just sets the indicating flag, implying that this instruction has been executed and the PD and TO flags remain unchanged.

Operation

WDT & WDT Prescaler \leftarrow 00H*
PD & TO \leftarrow 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	0*	0*	–	–	–	–

CLR WDT2

Preclear the watch dog timer

Description

The PD, TO flags, WDT, and the WDT prescaler are all cleared (re-counting from zero) if the other preclear WDT instruction is executed. Only execution of this instruction without the other preclear instruction sets the indicating flag which implies that this instruction has been executed and the PD and TO flags remain unchanged.

Operation

WDT & WDT Prescaler \leftarrow 00H*
PD & TO \leftarrow 0*

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	0*	0*	–	–	–	–

CPL [m]	Complement the data memory
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa.
Operation	$[m] \leftarrow \overline{[m]}$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

CPLA [m]	Complement the data memory-place the result in the accumulator
Description	Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa. The complemented result is stored in the accumulator and the content of the data memory remains unchanged.
Operation	$ACC \leftarrow \overline{[m]}$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

DAA [m]	Decimal-Adjust the accumulator for addition
Description	The value of the accumulator is adjusted to a BCD (Binary Code Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to a BCD code, and an internal carry (AC1) is done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory, and only the carry flag (C) may be affected.
Operation	<p>If $ACC.3 \sim ACC.0 > 9$ or $AC=1$ then $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0) + 6$, $AC1 = \overline{AC}$ else $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0)$, $AC1 = 0$ and If $ACC.7 \sim ACC.4 + AC1 > 9$ or $C=1$ then $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + 6 + AC1$, $C=1$ else $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4$, $C=C$</p>
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

DEC [m] Decrement the data memory

Description Data in the specified data memory is decremented by one.

Operation $[m] \leftarrow [m]-1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

DECA [m] Decrement the data memory-place the result in the accumulator

Description Data in the specified data memory is decremented by one, leaving the result in the accumulator. The content of the data memory remains unchanged.

Operation $ACC \leftarrow [m]-1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

HALT Enter the power down mode

Description This instruction stops program execution and turns off the system clock. The contents of the RAM and of the registers are retained. The WDT and the prescaler are both cleared. The power down bit (PD) is set but the WDT time-out bit (TO) is cleared.

Operation $PC \leftarrow PC+1$
 $PD \leftarrow 1$
 $TO \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	0	1	-	-	-	-

INC [m] Increment the data memory

Description Data in the specified data memory is incremented by one.

Operation $[m] \leftarrow [m]+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	√	-	-

INCA [m]

Increment the data memory-place the result in the accumulator

Description

Data in the specified data memory is incremented by one, leaving the result in the accumulator. The content of the data memory remains unchanged.

Operation

$ACC \leftarrow [m] + 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

JMP addr

Direct Jump

Description

Bits 0~9 of the program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.

Operation

$PC \leftarrow \text{addr}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

MOV A,[m]

Move the data memory to the accumulator

Description

The content of the specified data memory is copied to the accumulator.

Operation

$ACC \leftarrow [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	**	–	–

MOV A,x

Move the immediate data to the accumulator

Description

The 8-bit data specified by the code is loaded into the accumulator.

Operation

$ACC \leftarrow x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

MOV [m],A

Move the accumulator to the data memory

Description

The content of the accumulator is copied to the specified data memory (part of the data memory).

Operation

 $[m] \leftarrow ACC$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

NOP

No operation

Description

No operation is performed. Execution continues with the next instruction.

Operation

 $PC \leftarrow PC+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

OR A,[m]

Logical OR the accumulator with the data memory

Description

Data in the accumulator and in the specified data memory (part of the data memory) perform a bitwise logical_OR operation. The result is stored in the accumulator.

Operation

 $ACC \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

OR A,x

Logical OR the immediate data to the accumulator

Description

Data in the accumulator and in the specified data perform a bitwise logical_OR operation. The result is stored in the accumulator.

Operation

 $ACC \leftarrow ACC \text{ "OR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

ORM A,[m]

Logical OR the data memory with the accumulator

Description

Data in the data memory (part of the data memory) and in the accumulator perform a bitwise logical_OR operation. The result is stored in the data memory.

Operation

 $[m] \leftarrow \text{ACC "OR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

RET

Return from a subroutine

Description

The program counter is restored from the stack. This is a two-cycle instruction.

Operation

 $\text{PC} \leftarrow \text{Stack}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RET A,x

Return and place the immediate data in the accumulator

Description

The program counter is restored from the stack and the accumulator is loaded with the specified 8-bit immediate data.

Operation

 $\text{PC} \leftarrow \text{Stack}$
 $\text{ACC} \leftarrow x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RETI Return from an interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit (bit 0; register INTC).

Operation $PC \leftarrow \text{Stack}$
 $EMI \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RL [m] Rotate the data memory left

Description The content of the specified data memory is rotated one bit left with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $[m].0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RLA [m] Rotate the data memory left-place the result in the accumulator

Description Data in the specified data memory is rotated one bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The content of the data memory remains unchanged.

Operation $ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6)
 $ACC.0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

RLC [m]	Rotate the data memory left through a carry
Description	The contents of the specified data memory and of the carry flag are rotated one bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	$[m].(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6) $[m].0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

RLCA [m]	Rotate left through a carry-place the result in the accumulator
Description	Data in the specified data memory and in the carry flag are rotated one bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the content of the data memory remains unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i$; $[m].i$:bit i of the data memory (i=0-6) $ACC.0 \leftarrow C$ $C \leftarrow [m].7$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

RR [m]	Rotate the data memory right
Description	The content of the specified data memory is rotated one bit right with bit 0 rotated to bit 7.
Operation	$[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6) $[m].7 \leftarrow [m].0$
Affected flag(s)	

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RRA [m]	Rotate right-place the result in the accumulator
Description	Data in the specified data memory is rotated one bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The content of the data memory remains unchanged.
Operation	$ACC.i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6) $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

RRC [m]	Rotate the data memory right through a carry
Description	The contents of the specified data memory and of the carry flag are rotated one bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	$[m].i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6) $[m].7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

RRCA [m]	Rotate right through a carry-place the result in the accumulator
Description	Data of the specified data memory and of the carry flag are rotated one bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The content of the data memory remains unchanged.
Operation	$ACC.i \leftarrow [m].(i+1)$; $[m].i$:bit i of the data memory (i=0-6) $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	√

SBC A,[m]

Subtract the data memory and carry from the accumulator

Description

The content of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator.

Operation

$$ACC \leftarrow ACC + [\overline{m}] + C$$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SBCM A,[m]

Subtract the data memory and carry from the accumulator

Description

The content of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.

Operation

$$[m] \leftarrow ACC + [\overline{m}] + C$$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	√	√	√	√

SDZ [m]

Skip if the decrement data memory is zero

Description

The content of the specified data memory is decremented by one. If the result is zero, the next instruction is skipped, and a dummy cycle replaces it to get a proper instruction. This makes a 2-cycle instruction. Otherwise proceed with the next instruction.

Operation

Skip if $([m]-1)=0$, $[m] \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SDZA [m]

Decrement the data memory-place the result in the ACC; skip if zero

Description

The content of the specified data memory is decremented by one. If the result is zero, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. And a dummy cycle replaces it to get a proper instruction, that makes a 2-cycle instruction. Otherwise proceed with the next instruction.

Operation

Skip if $([m]-1)=0$, $ACC \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SET [m]

Set the data memory

Description

Each bit of the specified data memory is set to one.

Operation

$[m] \leftarrow FFH$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SET [m].i

Set a bit of the data memory

Description

Bit "i" of the specified data memory is set to one.

Operation

$[m].i \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
-	-	-	-	-	-	-	-

SIZ [m] Skip if the increment data memory is zero

Description The content of the specified data memory is incremented by one. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded, and a dummy cycle replaces it to get a proper instruction. This is a 2 cycle instruction. Otherwise proceed with the next instruction.

Operation Skip if $([m]+1)=0$, $[m] \leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SIZA [m] Increment the data memory-place the result in the ACC; skip if zero

Description The content of the specified data memory is incremented by one. If the result is zero, the next instruction is skipped, and the result is stored in the accumulator. But the data memory remains unchanged. A dummy cycle will replace it to get a proper instruction. This is a 2-cycle instruction. Otherwise proceed with the next instruction.

Operation Skip if $([m]+1)=0$, $ACC \leftarrow ([m]+1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SNZ [m].i Skip if bit "i" of the data memory is not zero

Description If bit "i" of the specified data memory is not zero, the next instruction is skipped, and a dummy cycle replaces it to get a proper instruction. This is a 2-cycle instruction. Otherwise proceed with the next instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SUB A,[m]

Subtract the data memory from the accumulator

Description

The specified data memory is subtracted from the content of the accumulator, leaving the result in the accumulator.

Operation

$$ACC \leftarrow ACC + \overline{[m]} + 1$$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

SUBM A,[m]

Subtract the data memory from the accumulator

Description

The specified data memory is subtracted from the content of the accumulator, leaving the result in the data memory.

Operation

$$[m] \leftarrow ACC + \overline{[m]} + 1$$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

SUB A,x

Subtract the immediate data from the accumulator

Description

The immediate data specified by the code is subtracted from the content of the accumulator, leaving the result in the accumulator.

Operation

$$ACC \leftarrow ACC + \overline{x} + 1$$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	√	√	√	√

SWAP [m]

Swap the nibbles within the data memory

Description

The low-order and high-order nibbles of the specified data memory (part of the data memory) are interchanged.

Operation

$$[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SWAPA [m]

Swap the data memory-place the result in the accumulator

Description

The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The content of the data memory remains unchanged.

Operation

ACC.3~ACC.0 \leftarrow [m].7~[m].4
ACC.7~ACC.4 \leftarrow [m].3~[m].0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SZ [m]

Skip if the data memory is zero

Description

If the content of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded, and a dummy cycle replaces it to get a proper instruction. This is a 2 cycle instruction. Otherwise proceed with the next instruction.

Operation

Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SZA [m]

Move the data memory to the ACC; skip if zero

Description

The content of the specified data memory is copied to the accumulator. If the content is zero, the following instruction, fetched during the current instruction execution, is discarded, and a dummy cycle replaces it to get a proper instruction. This is a 2 cycle instruction. Otherwise proceed with the next instruction.

Operation

Skip if [m]=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

SZ [m].i

Skip if bit "i" of the data memory is zero

Description

If bit "i" of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded, and a dummy cycle replaces it to get a proper instruction. This is a 2 cycle instruction. Otherwise proceed with the next instruction.

Operation

Skip if [m].i=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

TABRDC [m]

Move a ROM code (current page) to the TBLH and data memory

Description

The low byte of the ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory, and the high byte is transferred to TBLH directly.

Operation

[m] ← ROM code (low byte)
TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

TABRDL [m]

Move a ROM code (last page) to the TBLH and data memory

Description

The low byte of the ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory, and the high byte transferred to TBLH directly.

Operation

[m] ← ROM code (low byte)
TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	–	–	–

XOR A,[m]

Logical XOR the accumulator with the data memory

Description

Data in the accumulator and in the indicated data memory perform a bitwise logical Exclusive_OR operation, and the result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

XORM A,[m]

Logical XOR the data memory with the accumulator

Description

Data in the indicated data memory and in the accumulator perform a bitwise logical Exclusive_OR operation. The result is stored in the data memory. The zero flag is affected.

Operation

$[m] \leftarrow ACC \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–

XOR A,x

Logical XOR the immediate data to the accumulator

Description

Data in the the accumulator and in the specified data perform a bitwise logical Exclusive_OR operation. The result is stored in the accumulator. The zero flag is affected.

Operation

$ACC \leftarrow ACC \text{ "XOR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
–	–	–	–	–	√	–	–