

**Features**


- Operating voltage: 2.4V~5.2V
- 14 bidirectional I/O lines
- 8 input lines
- One interrupt input
- One 8-bit programmable timer/event counter with 8-stage prescaler and overflow interrupt
- One 8-stage prescaler 0 for timer/event counter
- Four channels comparator
- On-chip crystal and RC oscillator
- Watchdog timer
- 2K × 14 program memory ROM
- 96 × 8 data memory RAM
- Halt function and wake-up feature reduce power consumption
- Up to 1μs instruction cycle with 4MHz system clock at V<sub>DD</sub>=5V
- Four-level subroutine nesting
- Bit manipulation instructions
- 14-bit table read instructions
- 63 powerful instructions
- All instructions in one or two machine cycle
- 18-pin DIP/SOP-A package
- 24-pin SKDIP/SOP-A package
- 28-pin SKDIP-A/SOP-A package

**General Description**


The HT46C42 is an 8-bit high performance RISC-like microcontroller specifically designed for multiple I/O with 4-channel comparator for product applications. The device is particularly suitable for use in products such as remote con-

trollers, fan/light controllers, washing machine controllers, scales, toys and various subsystem controllers. A halt feature is included to reduce power consumption.

## Block Diagram



## Pin Assignment



Note: The  $\overline{\text{INT}}/\text{TMR}$  pin have to be connected to VDD or VSS if the  $\overline{\text{INT}}/\text{TMR}$  pin is not used.

## Pin Description

Pin Name	I/O	Mask Option	Function
PA0~PA7	I/O	Wake-up Pull-high or None	Bidirectional 8-bit input/output port. Each bit can be configured as wake-up input by mask option. Software instructions determine the CMOS output or schmitt trigger input with or without pull-high resistors (by mask option).
PB0/AN0P PB1/AN0N PB2/AN1P PB3/AN1N PB4/AN2P PB5/AN2N PB6/AN3P PB7/AN3N	I/O	Pull-high or None	8-bit digital input port or 4 analog comparators input by software programming. Digital schmitt trigger input with or without a pull-high resistor (by mask option). It is recommended to disable the pull-high resistor (by mask option) when port B is analog input.
VSS	—	—	Negative power supply, GND
PC0~PC5	I/O	Pull-high or None	Bidirectional 6-bit input/output port. Software instructions determine the CMOS output or schmitt trigger input with or without a pull-high resistors ( by mask option). The port C bits 0 and 1 can be comparator 2 and 3 output by software programming.
$\overline{\text{RES}}$	I	—	Schmitt trigger reset input. Active low.
VDD	—	—	Positive power supply

Pin Name	I/O	Mask Option	Function
OSC1 OSC2	I O	Crystal or RC	OSC1, OSC2 are connected to an RC network or a crystal (determined by mask option) for the internal system clock. In the case of RC operation, OSC2 is the output terminal for 1/4 system clock (NMOS open drain output).
$\overline{\text{INT/TMR}}$	I	—	External interrupt schmitt trigger input or schmitt trigger input for timer/event counter without pull-high resistor. Edge triggered activated on a high to low transition for external interrupt schmitt trigger input. The $\overline{\text{INT/TMR}}$ can be comparator 0 output by software programming.

### Absolute Maximum Ratings

Supply Voltage .....  $V_{SS}$  -0.3V to 5.5V      Storage Temperature ..... -50°C to 125°C  
Input Voltage .....  $V_{SS}$  -0.3V to  $V_{DD}$  +0.3V      Operating Temperature ..... -25°C to 70°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### D.C. Characteristics

$T_a = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		$V_{DD}$	Conditions				
$V_{DD}$	Operating Voltage	—	—	2.4	—	5.2	V
$I_{DD1}$	Operating Current (Crystal OSC)	3V	No load, $f_{SYS} = 4\text{MHz}$ comparators off	—	0.8	1.5	mA
		5V		—	2.6	4	
$I_{DD2}$	Operating Current (RC OSC)	3V	No load, $f_{SYS} = 2\text{MHz}$ comparators off	—	0.6	1.2	mA
		5V		—	2	3	
$I_{DD3}$	Operating Current (Crystal OSC)	3V	No load, $f_{SYS} = 4\text{MHz}$ comparators on	—	1.2	2	mA
		5V		—	3.3	5	
$I_{DD4}$	Operating Current (RC OSC)	3V	No load, $f_{SYS} = 2\text{MHz}$ comparators on	—	1	2	mA
		5V		—	2.7	4	
$I_{STB1}$	Standby Current (WDT Enabled)	3V	No load, system halt comparators off	—	—	5	$\mu\text{A}$
		5V		—	—	10	

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
I <sub>STB2</sub>	Standby Current (WDT Disabled)	3V	No load, system halt comparators off	—	—	1	μA
		5V		—	—	2	
V <sub>IL1</sub>	Input Low Voltage for I/O Ports	3V	—	0	—	0.6	V
		5V		0	—	1	
V <sub>IH1</sub>	Input High Voltage for I/O Ports	3V	—	2.4	—	3	V
		5V		4	—	5	
V <sub>IL2</sub>	Input Low Voltage (INT/TMR)	3V	—	0	—	0.6	V
		5V		0	—	1	
V <sub>IH2</sub>	Input High Voltage (INT/TMR)	3V	—	2.4	—	3	V
		5V		4	—	5	
V <sub>IL3</sub>	Input Low Voltage ( $\overline{\text{RES}}$ )	3V	—	—	1.5	—	V
		5V		—	2.5	—	
V <sub>IH3</sub>	Input High Voltage ( $\overline{\text{RES}}$ )	3V	—	—	2.4	—	V
		5V		—	4	—	
I <sub>OL</sub>	I/O Port Sink Current	3V	V <sub>OL</sub> =0.3V	2.5	3.7	—	mA
		5V	V <sub>OL</sub> =0.5V	5	9	—	
I <sub>OH</sub>	I/O Port Source Current	3V	V <sub>OH</sub> =2.7V	−1	−1.6	—	mA
		5V	V <sub>OH</sub> =4.5V	−2.5	−4.3	—	
R <sub>PH</sub>	Pull-high Resistance of I/O Ports	3V	—	40	60	80	kΩ
		5V	—	10	30	50	

**A.C. Characteristics**
 $T_a=25^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
f <sub>SYS1</sub>	System Clock (Crystal OSC)	3V	—	400	—	4000	kHz
		5V		400	—	4000	
f <sub>SYS2</sub>	System Clock (RC OSC)	3V	—	400	—	2000	kHz
		5V		400	—	3000	
f <sub>TIMER</sub>	Timer I/P Frequency (TMR)	3V	—	400	—	4000	kHz
		5V		400	—	4000	
t <sub>WDTOSC</sub>	Watchdog Oscillator	3V	—	45	90	180	μs
		5V		35	65	130	
t <sub>RES</sub>	External Reset Low Pulse Width	—	—	1	—	—	μs
t <sub>SST</sub>	System Start-up Timer Period	—	Power-up or wake-up from halt mode	—	1024	—	t <sub>SYS</sub>
t <sub>INT</sub>	Interrupt Pulse Width	—	—	1	—	—	μs

Note: t<sub>SYS</sub>= 1/f<sub>SYS</sub>

**Analog Comparator Characteristics**

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V <sub>DD</sub>	Conditions				
V <sub>IO</sub>	Input Offset Voltage	3V	—	—	5	10	mV
		5V		—	3	5	
t <sub>RE</sub>	Comparator Response Time	3V	—	—	5	10	μs
		5V		—	3	5	
V <sub>AN</sub>	Comparator input Voltage	3V	—	0.3	—	2	V
		5V	—	0.5	—	3.5	
I <sub>CMPL</sub>	Comparator Sink Current	3V	V <sub>OL</sub> =0.3V	30	54	—	μA
		5V	V <sub>OL</sub> =0.5V	50	94	—	
I <sub>CMPH</sub>	Comparator Source Current	3V	V <sub>OH</sub> =2.7V	30	50	—	μA
		5V	V <sub>OH</sub> =4.5V	50	88	—	

## Functional Description

### Execution flow

The HT46C42 system clock is derived from either a crystal or an RC oscillator. The system clock is internally divided into four non-overlapping clocks. One instruction cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such a way that a fetch takes one instruction cycle while decoding and execution takes the next instruction cycle. However, the pipelining scheme causes each instruction to be effectively executed in one cycle. If an instruction changes the program counter, two cycles are required to complete the instruction.

### Program counter – PC

The 11-bit program counter (PC) controls the sequence in which the instructions stored in the program ROM are executed and its contents specify a maximum of 2048 addresses. After accessing a program memory word to fetch an instruction code, the contents of the program counter are incremented by one. The program counter then points to the memory word containing the next instruction code.

When executing a jump instruction, conditional skip execution, loading PCL register, subroutine call, initial reset, internal interrupt, exter-

nal interrupt or return from subroutine, the PC manipulates the program transfer by loading the address corresponding to each instruction.

The conditional skip is activated by instruction. Once the condition is met, the next instruction, fetched during the current instruction execution, is discarded and a dummy cycle replaces it to get the proper instruction. Otherwise proceed with the next instruction.

The lower byte of the program counter (PCL) is a readable and writeable register (06H). Moving data into the PCL performs a short jump. The destination will be within 256 locations. When a control transfer takes place, an additional dummy cycle is required.


### Program memory – ROM

The program memory is used to store the program instructions which are to be executed. It also contains data, table, and interrupt entries, and is organized into 2048×14 bits, addressed by the program counter and table pointer.

Certain locations in the program memory are reserved for special usage:

- Location 000H

This area is reserved for the initialization program. After chip reset, the program always begins execution at location 000H.



Execution flow

- Location 004H


This area is reserved for the external interrupt service program. If the  $\overline{\text{INT}}$  input pin is activated, and the interrupt is enabled and the stack is not full, the program begins execution at location 004H.

- Location 008H

This area is reserved for the timer/event counter interrupt service program. If the timer interrupt resulting from a timer/event counter overflow, and if the interrupt is enabled and the stack is not full, the program begins execution at location 008H.

- Table location

Any location in the ROM space can be used as look-up tables. The instructions TABRDC [m] (the current page, 1 page=256 words) and TABRDL [m] (the last page) transfer the contents of the lower-order byte to the specified data memory, and the higher-order byte to TBLH (08H). Only the destination of the lower-order byte in the table is well-defined, the other bits of the table word are transferred to the lower portion of TBLH, the remaining 2 bits are read as "0". The table



Note: n ranges from 0 to 7

### Program memory

higher-order byte register (TBLH) is read only. The table pointer (TBLP) is a read/write register (07H), which indicates the table location. Before accessing the table, the location must be placed in TBLP. The TBLH is read only and cannot be re-

Mode	Program counter										
	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
Initial reset	0	0	0	0	0	0	0	0	0	0	0
External interrupt	0	0	0	0	0	0	0	0	1	0	0
Timer/event counter overflow	0	0	0	0	0	0	0	1	0	0	0
Skip	PC+2										
Loading PCL	*10	*9	*8	@7	@6	@5	@4	@3	@2	@1	@0
Jump, call branch	#10	#9	#8	#7	#6	#5	#4	#3	#2	#1	#0
Return from subroutine	S10	S9	S8	S7	S6	S5	S4	S3	S2	S1	S0

### Program counter

Note: \*10~\*0: Program counter bits  
#10~#0: Instruction code bits

S10~S0: Stack register bits  
@7~@0: PCL bits



stored. If the main routine and the ISR (Interrupt Service Routine) both employ the table read instruction, the contents of the TBLH in the main routine are likely to be changed by the table read instruction used in the ISR. Errors can occur. In other words, using the table read instruction in the main routine and the ISR simultaneously should be avoided. However, if the table read instruction has to be applied in both the main routine and the ISR, the interrupt is supposed to be disabled prior to the table read instruction. It will not be enabled until the TBLH has been backed up. All table related instructions need 2 cycles to complete the operation. These areas may function as normal program memory depending upon the requirements.

### Stack register – STACK

This is a special part of the memory which is used to save the contents of the program counter (PC) only. The stack is organized into four levels and is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the stack pointer (SP) and is neither readable nor writeable. At a subroutine call or interrupt acknowledgment, the contents of the program counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction (RET or RETI), the program counter is restored to its previous value from the stack. After a chip reset, the SP will point to the top of the stack.

If the stack is full and a non-masked interrupt takes place, the interrupt request flag will be recorded but the acknowledgment will be inhibited. When the stack pointer is decremented (by RET or RETI), the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. In a similar case, if the stack is full and a "CALL" is subsequently executed, stack overflow occurs and the first entry will be lost (only the most recent four return addresses are stored).

### Data memory – RAM

The data memory is designed with 111×8 bits. The data memory is divided into two functional groups: special function registers and general purpose data memory (96×8). Most are read/write, but some are read only.

The special function registers include the indirect addressing register (00H), the timer/event counter (TMR;0DH), the timer/event counter control register (TMRC;0EH), the program counter lower-order byte register (PCL;06H), the memory pointer register (MP;01H), the accumulator (ACC;05H), the table pointer (TBLP;07H), the table higher-order byte register (TBLH;08H), the status register (STATUS;0AH), the interrupt control register (INTC;0BH), the I/O registers (PA;12H, PB;14H, PC;16H), the I/O control registers (PAC;13H, PCC;17H), the comparator control register (CPRC). The remaining space before the 20H is reserved for future expanded usage and reading


Instruction(s)	Table Location										
	*10	*9	*8	*7	*6	*5	*4	*3	*2	*1	*0
TABRDC [m]	P10	P9	P8	@7	@6	@5	@4	@3	@2	@1	@0
TABRDL [m]	1	1	1	@7	@6	@5	@4	@3	@2	@1	@0

Table location

Note: \*10~\*0: Table location bits

@7~@0: Table pointer bits

P10~P8: Current program counter bits



RAM mapping

these locations will return the result 00H. The general purpose data memory, addressed from 20H to 7FH, is used for data and control information under instruction command.

All data memory areas can handle arithmetic, logic, increment, decrement and rotate operations directly. Except for some dedicated bits, each bit in the data memory can be set and reset by the SET [m].i and CLR [m].i instructions, respectively. They are also indirectly accessible through the memory pointer register (MP;01H).

### Indirect addressing register

Location 00H is indirect addressing register that is not physically implemented. Any read/write operation of [00H] will access data memory pointed to by MP (01H). Reading location 00H indirectly will return the result 00H. Writing indirectly results in no operation.

The memory pointer registers MP (01H) is 7-bit register which can be used to access the data memory by combining corresponding indirect addressing registers. The bit 7 of MP is undefined and reading will return the result "1". Any writing operation to MP will only transfer the lower 7-bit data to MP.

### Accumulator

The accumulator is closely related to ALU operations. It is also mapped to location 05H of the data memory and is capable of carrying out immediate data operations. The data movement between two data memory locations must pass through the accumulator.

### Arithmetic and logic unit – ALU

This circuit performs 8-bit arithmetic and logic operation. The ALU provides the following functions:

- Arithmetic operations (ADD, ADC, SUB, SBC, DAA)
- Logic operations (AND, OR, XOR, CPL)
- Rotation (RL, RR, RLC, RRC)
- Increment and Decrement (INC, DEC)
- Branch decision (SZ, SNZ, SIZ, SDZ ....)

The ALU not only saves the results of a data operation but also changes the status register.

### Status register – STATUS

This 8-bit register (0AH) contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PD) and watchdog time-out flag (TO). It also records the status information and controls the operation sequence.

With the exception of the TO and PD flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PD flags. In addition it should be noted that operations related to the status register may give different results from those intended. The TO and PD flags can only be changed by the watchdog timer overflow, chip power-up, clearing the watchdog timer and executing the HALT instruction.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

In addition, on entering the interrupt sequence or executing the subroutine call, the status register will not be automatically pushed onto the stack. If the contents of the status are impor-

tant and if the subroutine can corrupt the status register, precautions must be taken to save it properly.

### Interrupt

The HT46C42 provides an external interrupt and an internal timer/event counter interrupts. The interrupt control register (INTC;0BH) contains the interrupt control bits to set the enable/disable and the interrupt request flags.

Once an interrupt subroutine is serviced, all other interrupts will be blocked (by clearing the EMI bit). This scheme may prevent any further interrupt nesting. Other interrupt requests may happen during this interval but only the interrupt request flag is recorded. If a certain interrupt needs servicing within the service routine, the EMI bit and the corresponding bit of the INTC or may be set to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the SP is decremented. If immediate service is desired, the stack must be prevented from becoming full.

Labels	Bits	Function
C	0	C is set if the operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
AC	1	AC is set if the operation results in a carry out of the low nibbles in addition or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
Z	2	Z is set if the result of an arithmetic or logic operation is zero; otherwise Z is cleared.
OV	3	OV is set if the operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
PD	4	PD is cleared when either a system power-up or executing the CLR WDT instruction. PD is set by executing the HALT instruction.
TO	5	TO is cleared by a system power-up or executing the CLR WDT or HALT instruction. TO is set by a WDT time-out.
—	6	Undefined, read as "0"
—	7	Undefined, read as "0"

Status register

All these kinds of interrupt have a wake-up capability. As an interrupt is serviced, a control transfer occurs by pushing the program counter onto the stack, followed by a branch to a subroutine at specified locations in the program memory. Only the program counter is pushed onto the stack. If the contents of the register and status register (STATUS) are altered by the interrupt service program which corrupt the desired control sequence, then the contents must be saved first.

External interrupt is triggered by a high to low transition of the  $\overline{\text{INT}}$  and the related interrupt request flag (EIF; bit 4 of INTC) will be set. When the interrupt is enabled, and the stack is not full and the external interrupt is active, a subroutine call to location 04H will occur. The interrupt request flag (EIF) and EMI bits will be cleared to disable other interrupts.

The internal timer/event counter interrupt is initialized by setting the timer/event counter interrupt request flag (TF; bit 5 of INTC), caused by a timer overflow. When the interrupt is enabled, and the stack is not full and the TF bit is set, a subroutine call to location 08H will occur. The related interrupt request flag (TF) will be reset and the EMI bit cleared to disable further interrupts.

During the execution of an interrupt subroutine, other interrupt acknowledgments are held until

the RETI instruction is executed or the EMI bit and the related interrupt control bit are set to 1 (if the stack is not full). To return from the interrupt subroutine, the RET or RETI instruction may be invoked. RETI will set the EMI bit to enable an interrupt service, but RET will not.

Interrupts occurring in the interval between the rising edges of two consecutive T2 pulses, will be serviced on the latter of the two T2 pulses, if the corresponding interrupts are enabled. In the case of simultaneous requests, the following table shows the priority that is applied. These can be masked by resetting the EMI bit.

No.	Interrupt Source	Priority	Vector
a	External interrupt	1	04H
b	Timer/event counter overflow	2	08H

The timer/event counter interrupt request flag (TF), external interrupt request flag (EIF), enable timer/event counter bit (ETI), enable external interrupt bit (EEI) and enable master interrupt bit (EMI) constitute an interrupt control register (INTC) which is located at 0BH in the data memory. EMI, EEI and ETI are used to control the enabling/disabling of interrupts. These bits prevent the requested interrupt being serviced. Once the interrupt request flags (TF, EIF) are set, they will

Register	Bit No.	Label	Function
INTC (0BH)	0	EMI	Controls the master (global) interrupt (1= enabled; 0= disabled)
	1	EEI	Controls the external interrupt (1= enabled; 0= disabled)
	2	ETI	Controls the timer/event counter interrupt (1= enabled; 0= disabled)
	3	—	Unused bit, read as "0"
	4	EIF	External interrupt request flag (1= active; 0= inactive)
	5	TF	Internal timer/event counter request flag (1= active; 0= inactive)
	6	—	Unused bit, read as "0"
	7	—	Unused bit, read as "0"


INTC register

remain in the INTC register until the interrupts are serviced or cleared by a software instruction.

It is recommended that a program does not use the "CALL subroutine" within the interrupt subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately in some applications, if only one stack is left and enabling the interrupt is not well controlled, once the "CALL subroutine" operates in the interrupt subroutine will damage the original control sequence.

### Oscillator configuration

There are two oscillator circuits in the HT46C42.



System oscillator

Both are designed for system clocks; the RC oscillator and the crystal oscillator, which are determined by mask options. No matter what oscillator type is selected, the signal provides the system clock. The halt mode stops the system oscillator and ignores an external signal to conserve power.

If an RC oscillator is used, an external resistor between OSC1 and GND is needed and the resistance must range from 51kΩ to 1MΩ. The system clock, divided by 4, is available on OSC2, which can be used to synchronize exter-


nal logic. The RC oscillator provides the most cost effective solution. However, the frequency of the oscillation may vary with VDD, temperature and the chip itself due to process variations. It is, therefore, not suitable for timing sensitive operations where accurate oscillator frequency is desired.

If a crystal oscillator is used, a crystal across OSC1 and OSC2 is needed to provide the feedback and phase shift needed for oscillator, no other external components are needed. Instead of a crystal, a resonator can also be connected between OSC1 and OSC2 to get a frequency reference, but two external capacitors in OSC1 and OSC2 are required.

The WDT oscillator is a free running on-chip RC oscillator, and no external components are required. Even if the system enters the power down mode, the system clock is stopped, but the WDT oscillator still works with a period of approximately 78μs. The WDT oscillator can be disabled by mask option to conserve power.

### Watchdog timer – WDT

The clock source of the WDT is implemented by a dedicated RC oscillator (WDT oscillator) or the output of the prescaler 0 decided by mask options. The prescaler 0 is an 8-stage binary counter and its output can be optioned as the internal clock source of the timer/event counter and the WDT clock source. This timer is designed to prevent a software malfunction or sequence jumping to an unknown location with unpredictable results. The watchdog timer can be disabled by mask option. If the watchdog timer is disabled, all the executions related to the WDT result in no operation.



Watchdog timer

Once an internal WDT oscillator (RC oscillator with period  $78\mu\text{s}$  normally) is selected, it is divided by  $2^{n+9}$  (by mask option to get the WDT time-out period). The  $n$  is from 0 to 3. The minimum WDT time-out period is about 40ms. This time-out period may vary with temperature, VDD and process variations. By selection the WDT mask option, longer time-out periods can be realized. If the  $n$  is selected as 3, the maximum time-out period is divided by  $2^{12}$  about 320ms. The time-out period may vary with temperature, VDD and process variations.

If the WDT oscillator is disabled, the WDT clock may still come from the output of the prescaler 0 and operate in the same manner except that in the halt state the WDT may stop counting and lose its protecting purpose. In this situation the logic can only be restarted by an external logic. If the device operates in a noisy environment, using an on-chip RC oscillator (WDT OSC) is strongly recommended, since the HALT will stop the system clock.

The WDT overflow under normal operation will initialize "chip reset" and set the status bit TO. Whereas in the halt mode, the overflow will initialize a "warm reset" only the PC and SP are reset to zero. To clear the WDT contents, three methods are adopted; external reset (a low level to  $\overline{\text{RES}}$ ), software instructions, or a HALT instruction. The software instructions include CLR WDT and the other set – CLR WDT1 and CLR WDT2. Of these two types of instruction, only one can be active depending on the mask option – "CLR WDT times selection option". If the "CLR WDT" is selected (i.e. CLRWDT times equal one), any execution of the CLR WDT instruction will clear the WDT. In case "CLR WDT1" and "CLR WDT2" are chosen (i.e. CLRWDT times equal two), these two instructions must be executed to clear the WDT; otherwise, the WDT may reset the chip because of time-out.

#### **Power down operation – HALT**

The halt mode is initialized by the HALT instruction and results in the following...

- The system oscillator will turn off but the WDT oscillator keeps running (if the WDT oscillator is selected).

- The contents of the on chip RAM and registers remain unchanged.
- WDT and the prescaler 0 will be cleared and re-count again (if the WDT clock has come from the WDT oscillator).
- All I/O ports maintain their original status.
- The PD flag is set and the TO flag is cleared.

The system can leave the halt mode by means of an external reset, an interrupt, an external falling edge signal on port A or a WDT overflow. An external reset causes a device initialization and the WDT overflow performs a "warm reset". Examining the TO and PD flags, the reason for chip reset can be determined. The PD flag is cleared when system power-up or executing the CLR WDT instruction and is set when the HALT instruction is executed. The TO flag is set if the WDT time-out occurs, and causes a wake-up that only resets the PC and SP, the others maintain their original status.

The port A wake-up and interrupt methods can be considered as a continuation of normal execution. Each bit in port A can be independently selected to wake up the device by mask option. Awakening from an I/O port stimulus, the program will resume execution of the next instruction. If awakening from an interrupt, two sequences may happen. If the related interrupt is disabled or the interrupt is enabled but the stack is full, the program will resume execution at the next instruction. If the interrupt is enabled and the stack is not full, the regular interrupt response takes place.

Once a wake-up event occurs, it takes  $1024 t_{\text{sys}}$  (system clock period) to resume normal operation. In other words, a dummy cycle period will be inserted after the wake-up. If the wake-up results from an interrupt acknowledgment, the actual interrupt subroutine execution will be delayed by one more cycle. If the wake-up results in next instruction execution, this will execute immediately after a dummy period has finished. If an interrupt request flag is set to "1" before entering the halt mode, the wake-up function of the related interrupt will be disabled.

To minimize power consumption, all I/O pins should be carefully managed before entering the halt status.

### Reset

There are three ways in which a reset can occur:

- $\overline{\text{RES}}$  reset during normal operation
- $\overline{\text{RES}}$  reset during halt mode
- WDT time-out reset during normal operation


The WDT time-out during halt mode is different from other chip reset conditions, since it can perform a "warm reset" that just resets PC and SP, leaving the other circuits in their original state. Some registers remain unchanged during other reset conditions. Most registers are reset to the "initial condition" when the reset conditions are met. By examining the PD and TO flags, the program can distinguish between different "chip resets".

TO	PD	RESET Conditions
0	0	$\overline{\text{RES}}$ reset during power-up
u	u	$\overline{\text{RES}}$ reset during normal operation
0	1	$\overline{\text{RES}}$ wake-up halt mode
1	u	WDT time-out during normal operation
1	1	WDT wake-up halt mode


Note: "u" means "unchanged"

To guarantee that the system oscillator has started and stabilized, the SST (System Start-up Timer) provides an extra-delay of 1024 system clock pulses when the system powers up or awakes from the halt state.


When a system power-up occurs, the SST delay is added during the reset period. But when the reset comes from the  $\overline{\text{RES}}$  pin, the SST delay is disabled. Any wake-up from halt will enable the SST delay.



Reset timing chart



Reset circuit



Reset configuration

The functional unit chip reset status are shown below.

PC	000H
Interrupt	Disable
Prescaler 0	Clear
WDT	Clear. After master reset, WDT begins counting
Timer/event counter	Off
Input/output ports	Input mode
SP	Points to the top of the stack

The state of the registers is summarized in the following table:

Register	Reset (power on)	WDT time-out (normal operation)	RES reset (normal operation)	RES reset (HALT)	WDT time-out (HALT)
TMR	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TMRC	00-0 1---	00-0 1---	00-0 1---	00-0 1---	uu-u u---
PC	000H	000H	000H	000H	000H*
MP	-xxx xxxx	-uuu uuuu	-uuu uuuu	-uuu uuuu	-uuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu	uuuu uuuu	uuuu uuuu
TBLH	--xx xxxx	--uu uuuu	--uu uuuu	--uu uuuu	--uu uuuu
STATUS	--00 xxxx	--1u uuuu	--uu uuuu	--01 uuuu	--11 uuuu
INTC	--00 -000	--00 -000	--00 -000	--00 -000	--uu -uuu
PA	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu
PC	--11 1111	--11 1111	--11 1111	--11 1111	--uu uuuu
PCC	--11 1111	--11 1111	--11 1111	--11 1111	--uu uuuu
CPRC	1111 1111	1111 1111	1111 1111	1111 1111	uuuu uuuu

Note: "\*" Means "warm reset"

"u" means "unchanged"

"x" means "unknown"

### Timer/event counter

One timer/event counter is implemented in the HT46C42. The timer/event counter contains an 8-bit programmable count-up counter and the clock may come from an external source or the output of the prescaler 0.

Using the internal prescaler 0 output clock, there are eight reference time-base (instruction clock divided by  $2^{n+1}$ , where n from 0 to 7 by mask options). The external clock input allows the user to count external events, measure time intervals or pulse widths, or to generate an accurate time base.

There are two registers related to the timer/event counter; TMR ([0DH]), TMRC ([0EH]). Two physical registers are mapped to TMR location; writing TMR makes the starting value be placed in


the timer/event counter preload register and reading TMR gets the contents of the timer/event counter. The TMRC is a timer/event counter control register, which defines some options.

The TM0, TM1 bits define the operating mode. The event count mode is used to count external events, which means the clock source comes from an external (TMR) pin. The timer mode functions as a normal timer with the clock source coming from the output of the prescaler 0. The pulse width measurement mode can be used to count the high or low level duration of the external signal (TMR). The counting is based on the output of the prescaler 0.



Label (TMRC)	Bits	Function
—	0~2	Unused bits, read as "0"
TE	3	To define the TMR active edge of the timer/event counter (0= active on low to high; 1= active on high to low)
TON	4	To enable/disable timer counting (0= disabled; 1= enabled)
—	5	Unused bits, read as "0"
TM0 TM1	6 7	To define the operating mode 01= Event count mode (external clock) 10= Timer mode (the output of the prescaler 0) 11= Pulse width measurement mode 00= Unused

TMRC register



Timer/event counter

In the event count or timer mode, once the timer/event counter starts counting, it will count from the current contents in the timer/event counter to FFH. Once overflow occurs, the counter is reloaded from the timer/event counter preload register and generates the interrupt request flag (TF; bit 5 of INTC) at the same time.

In pulse width measurement mode with the TON and TE bits are equal to one, once the TMR has received a transient from low to high (or high to low if the TE bit is "0") it will start counting until the TMR returns to the original level and resets the TON. The measured result will remain in the timer/event counter even if the activated transient occurs again. In other words, only one cycle measurement can be done. Until setting the TON, the cycle measurement will function again as long as it receives further transient pulse. Note that, in this operating mode, the timer/event counter starts counting not according to the logic level but according to the transient edges. In the case of counter overflows, the counter is reloaded from the timer/event counter preload register and issues the interrupt request just like the other two modes.

The output of the prescaler 0 is instruction clock divided by  $2^{1+n}$ , where n is from 0 to 7 by mask option.

To enable the counting operation, the timer ON bit (TON; bit 4 of TMRC) should be set to 1. In the pulse width measurement mode, the TON will be cleared automatically after the measurement cycle is complete. But in the other two modes the TON can only be reset by

instruction. The overflow of the timer/event counter is one of the wake-up sources. No matter what the operation mode is, writing a 0 to ETI can disable the interrupt service.

In the case of timer/event counter OFF condition, writing data to the timer/event counter preload register will also reload that data to the timer/event counter. But if the timer/event counter is turned on, data written to the timer/event counter will only be kept in the timer/event counter preload register. The timer/event counter will still operate until the overflow occurs.

When the timer/event counter (reading TMR) is read, the clock will be blocked to avoid errors. As this may result in a counting error, this must be taken into consideration by the programmer.

It is strongly recommended to load a desired value into the TMR register first, then turn on the timer/event counter on for proper operation. The initial value of the TMR register is unknown.

#### **Input/output ports**


There are 14 bidirectional input/output lines in the HT46C42, labeled PA and PC, which are mapped to the data memory of [12H] and [16H] respectively. All these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[m] (m=12H or 16H). For output operation, all data is latched and remains unchanged until the output latch is rewritten.

Each I/O line has its own control register (PAC, PCC) to control the input/output configuration. With this control register, CMOS output or schmitt trigger input with or without pull-high resistors structures can be reconfigured dynamically (i.e., on-the-fly) under software control. To function as an input, the corresponding latch of the control register must write "1". The pull-high resistance will exhibit automatically if the pull-high option is selected. The input source also depends on the control register. If the control register bit is "1", input will read the pad state. If the control register bit is "0", the contents of the latches will move to the internal bus. The latter is possible in "read-modify-write" instruction. For output function, CMOS is the only configuration. These control registers are mapped to locations 13H and 17H.

After a chip reset, these input/output lines remain at high levels or floating (mask option). Each bit of these input/output latches can be set or cleared by the SET [m].i or CLR [m].i (m=12H or 16H) instruction.

Some instructions first input data and then follow the output operations. For example, the SET [m].i, CLR [m].i, CPL [m] and CPLA [m] instructions read the entire port states into the CPU, execute the defined operations (bit-operation), and then write the results back to the latches or the accumulator.

Each line of port A has the capability to wake-up the device. The highest two bits of port C are not physically implemented, on reading it a "0" is returned and writing results in a no-operation.



Input/output ports

## Comparators and PB input port

Four analog comparators are implemented in the HT46C42. The comparator's analog input or PB digital input is configured by software programming. The CPRC register is the comparators control register. The input to the comparators are multiplexed with port B. The output of comparators can be read from the internal PB0, PB2, PB4, PB6 and output to the  $\overline{\text{INT/TMR}}$ , the port C bit 0 and bit 1 (port C bit 0 and bit 1 must be as input line).

There are two registers related to analog comparators; CPRC([18H]), PB([14H]). The CPRC is analog comparators control register, which is defined by some options. The PB is digital input or analog comparators input/output by CPRC control register.

To enable the analog comparators operation, the comparators power on bit ( $\overline{\text{PON}}$ ; bit 7 of CPRC) should be cleared to 0. The  $\overline{\text{AN0}}\sim\overline{\text{AN3}}$

bit define the analog comparator 0~3 output connecting to internal PB0, PB2, PB4 and PB6 when the related bit of  $\overline{\text{AN0}}\sim\overline{\text{AN3}}$  are cleared to 0.  $\overline{\text{EEOP2}}$  and  $\overline{\text{EEOP3}}$  bits define the internal PB4/PB6 which connect to port C bit 0/1 (port C control bit 0/1 must set to "1"). The  $\overline{\text{EINT}}$  bit define the internal PB0 which connects to  $\overline{\text{INT/TMR}}$ .

The comparator 0 is power on when  $\overline{\text{PON}}$  is cleared to 0. The internal PB0 connects to comparator 0 output when  $\overline{\text{AN0}}$  is cleared to 0. The comparator input are PB0/ $\overline{\text{AN0P}}$  and PB1/ $\overline{\text{AN0N}}$ . The comparator 0 output is "1", if PB0/ $\overline{\text{AN0P}}$  input voltage is greater than PB1/ $\overline{\text{AN0N}}$  voltage. The internal PB0 (output of comparator 0) can connect to  $\overline{\text{INT/TMR}}$  pin when  $\overline{\text{EINT}}$  is cleared to 0, but  $\overline{\text{INT/TMR}}$  pin must be floating.

Label (CPRC)	Bits	Function
$\overline{\text{AN0}}$	0	To define the internal PB0, connect to comparator 0 output or PB0/ $\overline{\text{AN0P}}$ . (0=comparator 0 output; 1=PB0/ $\overline{\text{AN0P}}$ )
$\overline{\text{AN1}}$	1	To define the internal PB2, connect to comparator 1 output or PB2/ $\overline{\text{AN1P}}$ . (0=comparator 1 output; 1=PB2/ $\overline{\text{AN1P}}$ )
$\overline{\text{AN2}}$	2	To define the internal PB4, connect to comparator 2 output or PB4/ $\overline{\text{AN2P}}$ . (0=comparator 2 output; 1=PB4/ $\overline{\text{AN2P}}$ )
$\overline{\text{AN3}}$	3	To define the internal PB6, connect to comparator 3 output or PB6/ $\overline{\text{AN3P}}$ . (0=comparator 3 output; 1=PB6/ $\overline{\text{AN3P}}$ )
$\overline{\text{EFOP2}}$	4	To define the internal PB4, connect or disconnect to PC0 pad. (0=connects to PC0 pad; 1=disconnects to PC0 pad)
$\overline{\text{EFOP3}}$	5	To define the internal PB6, connect or disconnect to PC1 pad. (0=connects to PC1 pad; 1=disconnects to PC1 pad)
$\overline{\text{EINT}}$	6	To define the internal PB0, connect or disconnect to $\overline{\text{INT/TMR}}$ pad. (0=connects to $\overline{\text{INT/TMR}}$ pad; 1=disconnects to $\overline{\text{INT/TMR}}$ pad)
$\overline{\text{PON}}$	7	To define the comparators, this is power on or off. (0=comparators are power on; 1=comparators are power off)

CPRC register

Note: CPRC register is 0FFH at power on reset.

The comparator 1 is power on when  $\overline{\text{PON}}$  is cleared to 0. The internal PB2 connects to comparator 1 output when  $\overline{\text{AN1}}$  is cleared to 0. The comparator inputs are PB2/AN1P and PB3/AN1N. The comparator 1 output is "1", if PB2/AN1P input voltage is greater than PB3/AN1N voltage.

The comparator 2 is power on when  $\overline{\text{PON}}$  is cleared to 0. The internal PB4 connects to comparator 2 output when  $\overline{\text{AN2}}$  are cleared to 0. The comparator inputs are PB4/AN2P and PB5/AN2N. The comparator 2 output is "1", if PB4/AN2P input voltage is greater than PB5/AN2N voltage. The internal PB4 (output of comparator 2) can connect to port C bit 0 when  $\overline{\text{EFOP2}}$  is cleared to 0, but port C bit 0 must be set as input line (PCC.0= "1" and disable PC0 pull-high resistor).

The comparator 3 is power on when  $\overline{\text{PON}}$  is cleared to 0. The internal PB6 connects to comparator 3 output when  $\overline{\text{AN3}}$  are cleared to 0. The comparator inputs are PB6/AN3P and PB7/AN3N. The comparator 3 output is "1", if PB6/AN3P input voltage is greater than PB7/AN3N voltage. The internal PB6 (output of comparator 3) can connect to port C bit 1 when  $\overline{\text{EFOP3}}$  is cleared to 0, but port C bit 1 must be set as input line (PCC.1= "1" and disable PC1 pull-high resistor).





There are 8 input lines in the HT46C42, labeled PB, which is mapped to the data memory of [14H]. All these input lines can be used for analog input or digital input by software programming. For digital input operation, these input lines are non-latching, that is, the inputs must be ready at the T2 rising edge of instruction MOV A,[14H]. For analog input operation, the comparators output is in PB0, PB2, PB4 and PB6.






PB digital input is schmitt trigger input with or without pull-high resistor (mask option). The pull-high resistance will exhibit automatically if the pull-high option is selected. The pull-high resistors must be disabled (mask option) when port B input lines are as analog inputs. After a chip reset, these input lines remain at digital input high levels or floating (mask option).

If the PB0/AN0P and PB1/AN0N are digital input line, the  $\overline{\text{AN0}}$  and  $\overline{\text{EINT}}$  bits must be "1". If the PB2/AN1P and PB3/AN1N are digital input line, the  $\overline{\text{AN1}}$  must be "1". If the PB4/AN2P and PB5/AN2N are digital input line, the  $\overline{\text{AN2}}$  and  $\overline{\text{EFOP2}}$  bits must be "1". If the PB6/AN3P and PB7/AN3N are digital input line, the  $\overline{\text{AN3}}$  and  $\overline{\text{EFOP3}}$  bits must be "1". If the port B bit 0~bit 7 are input lines, the CPRC must be 0FFH.

Label (CPRC)	Bits		Function
$\overline{\text{PON}}=0$  Comparators are all power on.	$\overline{\text{AN0}}=0$	$\overline{\text{EINT}}=0$	Internal PB0 connects to comparator 0 output and to $\overline{\text{INT/TMR}}$ pad.
		$\overline{\text{EINT}}=1$	Internal PB0 connects to comparator 0 output and disconnects to $\overline{\text{INT/TMR}}$ pad.
	$\overline{\text{AN0}}=1$	$\overline{\text{EINT}}=0$	Internal PB0 connects to PB0/AN0P pad and connects to $\overline{\text{INT/TMR}}$ pad.
		$\overline{\text{EINT}}=1$	Internal PB0 connects to PB0/AN0P pad and disconnects to $\overline{\text{INT/TMR}}$ pad. The PB0/AN0P and PB1/AN0N are input lines.
	$\overline{\text{AN1}}=0$		Internal PB2 connects to comparator 1 output.
	$\overline{\text{AN1}}=1$		Internal PB2 connects to PB2/AN1P pad. The PB2/AN1P and PB3/AN1N are input line.
	$\overline{\text{AN2}}=0$	$\overline{\text{EFOP2}}=0$	Internal PB4 connects to comparator 2 output and to PC0 pad.
		$\overline{\text{EFOP2}}=1$	Internal PB4 connects to comparator 2 output and disconnects to PC0 pad.
	$\overline{\text{AN2}}=1$	$\overline{\text{EFOP2}}=0$	Internal PB4 connects to PB4/AN2P pad and connects to PC0 pad.
		$\overline{\text{EFOP2}}=1$	Internal PB4 connects to PB0/AN0P pad and disconnects to PC0 pad. The PB4/AN2P and PB5/AN2N are input lines.
	$\overline{\text{AN3}}=0$	$\overline{\text{EFOP3}}=0$	Internal PB6 connects to comparator 3 output and to PC1 pad.
		$\overline{\text{EFOP3}}=1$	Internal PB6 connects to comparator 3 output and disconnects to PC1 pad.
	$\overline{\text{AN3}}=1$	$\overline{\text{EFOP3}}=0$	Internal PB6 connects to PB6/AN3P pad and connects to PC1 pad.
		$\overline{\text{EFOP3}}=1$	Internal PB6 connects to PB6/AN3P pad and disconnects to PC1 pad. The PB6/AN3P and PB7/AN3N are input lines.
$\overline{\text{PON}}=1$			Comparators are all power off.

CPRC register








**Mask option**

The following shows seven kinds of mask options in the HT46C42. ALL the mask options must be defined to ensure proper system function.


No.	Mask Option
1	OSC type selection. This option is to decide if an RC or crystal oscillator is chosen as system clock.
2	WDT source selection. There are three types of selection: on-chip RC oscillator, the output of the prescaler 0 or disable the WDT.
3	CLRWDT times selection. This option defines how to clear the WDT by instruction. "One time" means that the CLR WDT instruction can clear the WDT. "Two times" means only if both of the CLR WDT1 and CLR WDT2 instructions have been executed, then WDT can be cleared.
4	Wake-up selection. This option defines the wake-up function activity. External I/O pins (PA only) all have the capability to wake-up the chip from a HALT.
5	Pull-high selection. This option is to decide whether a Pull-high resistance is visible or not in the input mode of the I/O ports. Each bit of an I/O and PB input port can be independently selected.
6	Prescaler 0 selection. This option is to decide the prescaler 0 output is instruction clock divided by $2^{n+1}$ (n ranges from 0 to 7).
7	Watchdog prescaler selection. This option is to decide that the watchdog timer time-out period is the WDT source divided by $2^{9+n}$ (n ranges from 0 to 3).

## Application Circuits

### RC oscillator for multiple I/O applications



### Crystal oscillator or ceramic resonator for multiple I/O applications



**Instruction Set Summary**

<b>Mnemonic</b>	<b>Description</b>	<b>Flag Affected</b>
<b>Arithmetic</b>		
ADD A,[m]	Add data memory to ACC	Z,C,AC,OV
ADDM A,[m]	Add ACC to data memory	Z,C,AC,OV
ADD A,x	Add immediate data to ACC	Z,C,AC,OV
ADC A,[m]	Add data memory to ACC with carry	Z,C,AC,OV
ADCM A,[m]	Add ACC to register with carry	Z,C,AC,OV
SUB A,x	Subtract immediate data from ACC	Z,C,AC,OV
SUB A,[m]	Subtract data memory from ACC	Z,C,AC,OV
SUBM A,[m]	Subtract data memory from ACC with result in data memory	Z,C,AC,OV
SBC A,[m]	Subtract data memory from ACC with carry	Z,C,AC,OV
SBCM A,[m]	Subtract data memory from ACC with carry and result in data memory	Z,C,AC,OV
DAA [m]	Decimal adjust ACC for addition with result in data memory	C
<b>Logic Operation</b>		
AND A,[m]	AND data memory to ACC	Z
OR A,[m]	OR data memory to ACC	Z
XOR A,[m]	Exclusive-OR data memory to ACC	Z
ANDM A,[m]	AND ACC to data memory	Z
ORM A,[m]	OR ACC to data memory	Z
XORM A,[m]	Exclusive-OR ACC to data memory	Z
AND A,x	AND immediate data to ACC	Z
OR A,x	OR immediate data to ACC	Z
XOR A,x	Exclusive-OR immediate data to ACC	Z
CPL [m]	Complement data memory	Z
CPLA [m]	Complement data memory with result in ACC	Z
<b>Increment &amp; Decrement</b>		
INCA [m]	Increment data memory with result in ACC	Z
INC [m]	Increment data memory	Z
DECA [m]	Decrement data memory with result in ACC	Z
DEC [m]	Decrement data memory	Z
<b>Rotate</b>		
RRA [m]	Rotate data memory right with result in ACC	None
RR [m]	Rotate data memory right	None
RRCA [m]	Rotate data memory right through carry with result in ACC	C
RRC [m]	Rotate data memory right through carry	C
RLA [m]	Rotate data memory left with result in ACC	None
RL [m]	Rotate data memory left	None
RLCA [m]	Rotate data memory left through carry with result in ACC	C
RLC [m]	Rotate data memory left through carry	C

<b>Mnemonic</b>	<b>Description</b>	<b>Flag Affected</b>
Data Move		
MOV A,[m]	Move data memory to ACC	None
MOV [m],A	Move ACC to data memory	None
MOV A,x	Move immediate data to ACC	None
Bit Operation		
CLR [m].i	Clear bit of data memory	None
SET [m].i	Set bit of data memory	None
Branch		
JMP addr	Jump unconditional	None
SZ [m]	Skip if data memory is zero	None
SZA [m]	Skip if data memory is zero with data movement to ACC	None
SZ [m].i	Skip if bit i of data memory is zero	None
SNZ [m].i	Skip if bit i of data memory is not zero	None
SIZ [m]	Skip if increment data memory is zero	None
SDZ [m]	Skip if decrement data memory is zero	None
SIZA [m]	Skip if increment data memory is zero with result in ACC	None
SDZA [m]	Skip if decrement data memory is zero with result in ACC	None
CALL addr	Subroutine call	None
RET	Return from subroutine	None
RET A,x	Return from subroutine and load immediate data to ACC	None
RETI	Return from interrupt	None
Table Read		
TABRDC [m]	Read ROM code (current page) to data memory and TBLH	None
TABRDL [m]	Read ROM code (last page) to data memory and TBLH	None
Miscellaneous		
NOP	No operation	None
CLR [m]	Clear data memory	None
SET [m]	Set data memory	None
CLR WDT	Clear watchdog timer	TO,PD
CLR WDT1	Pre-clear watchdog timer	TO*,PD*
CLR WDT2	Pre-clear watchdog timer	TO*,PD*
SWAP [m]	Swap nibbles of data memory	None
SWAPA [m]	Swap nibbles of data memory with result in ACC	None
HALT	Enter power down mode	TO,PD

Note: x: 8 bits immediate data

m: 7 bits data memory address

A: accumulator

i: 0~7 number of bits

addr: 11 bits program memory address

√: Flag is affected

–: Flag is not affected

\*: Flag may be affected by the execution status

## Instruction Definition

### **ADC A,[m]**

Add data memory and carry to the accumulator

Description

The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC + [m] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

### **ADCM A,[m]**

Add the accumulator and carry to data memory

Description

The contents of the specified data memory, accumulator and the carry flag are added simultaneously, leaving the result in the specified data memory.

Operation

$[m] \leftarrow ACC + [m] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

### **ADD A,[m]**

Add data memory to the accumulator

Description

The contents of the specified data memory and the accumulator are added. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC + [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

### **ADD A,x**

Add immediate data to the accumulator

Description

The contents of the accumulator and the specified data are added, leaving the result in the accumulator.

Operation

$ACC \leftarrow ACC + x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**ADDM A,[m]**

Add the accumulator to the data memory

Description

The contents of the specified data memory and the accumulator are added. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC + [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**AND A,[m]**

Logical AND accumulator with data memory

Description

Data in the accumulator and the specified data memory perform a bitwise logical\_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**AND A,x**

Logical AND immediate data to the accumulator

Description

Data in the accumulator and the specified data perform a bitwise logical\_AND operation. The result is stored in the accumulator.

Operation

$ACC \leftarrow ACC \text{ "AND" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**ANDM A,[m]**

Logical AND data memory with the accumulator

Description

Data in the specified data memory and the accumulator perform a bitwise logical\_AND operation. The result is stored in the data memory.

Operation

$[m] \leftarrow ACC \text{ "AND" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**CALL addr** Subroutine call

Description The instruction unconditionally calls a subroutine located at the indicated address. The program counter increments once to obtain the address of the next instruction, and pushes this onto the stack. The indicated address is then loaded. Program execution continues with the instruction at this address.

Operation  $\text{Stack} \leftarrow \text{PC}+1$   
 $\text{PC} \leftarrow \text{addr}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**CLR [m]** Clear data memory

Description The contents of the specified data memory are cleared to zero.

Operation  $[\text{m}] \leftarrow 00\text{H}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**CLR [m].i** Clear bit of data memory

Description The bit i of the specified data memory is cleared to zero.

Operation  $[\text{m}].i \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**CLR WDT** Clear watchdog timer

Description The WDT and the WDT Prescaler are cleared (re-counting from zero). The power down bit (PD) and time-out bit (TO) are cleared.

Operation  $\text{WDT and WDT Prescaler} \leftarrow 00\text{H}$   
 $\text{PD and TO} \leftarrow 0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0	0	—	—	—	—

**CLR WDT1**

Preclear watchdog timer

**Description**

The TD, PD flags, WDT and the WDT Prescaler has cleared (re-counting from zero), if the other preclear WDT instruction has been executed. Only execution of this instruction without the other preclear instruction sets the indicated flag which implies that this instruction has been executed and the TO and PD flags remain unchanged.

**Operation**

WDT and WDT Prescaler  $\leftarrow$  00H\*

PD and TO  $\leftarrow$  0\*

**Affected flag(s)**

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0*	0*	—	—	—	—

**CLR WDT2**

Preclear watchdog timer

**Description**

The TO, PD flags, WDT and the WDT Prescaler are cleared (re-counting from zero), if the other preclear WDT instruction has been executed. Only execution of this instruction without the other preclear instruction sets the indicated flag which implies that this instruction has been executed and the TO and PD flags remain unchanged.

**Operation**

WDT and WDT Prescaler  $\leftarrow$  00H\*

PD and TO  $\leftarrow$  0\*

**Affected flag(s)**

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0*	0*	—	—	—	—

**CPL [m]**

Complement data memory

**Description**

Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa.

**Operation**

$[m] \leftarrow \overline{[m]}$

**Affected flag(s)**

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—



**CPLA [m]** Complement data memory and place result in the accumulator

Description Each bit of the specified data memory is logically complemented (1's complement). Bits which previously contained a one are changed to zero and vice-versa. The complemented result is stored in the accumulator and the contents of the data memory remain unchanged.

Operation  $ACC \leftarrow [\overline{m}]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**DAA [m]** Decimal-Adjust accumulator for addition

Description The accumulator value is adjusted to the BCD (Binary Code Decimal) code. The accumulator is divided into two nibbles. Each nibble is adjusted to the BCD code and an internal carry (AC1) will be done if the low nibble of the accumulator is greater than 9. The BCD adjustment is done by adding 6 to the original value if the original value is greater than 9 or a carry (AC or C) is set; otherwise the original value remains unchanged. The result is stored in the data memory and only the carry flag (C) may be affected.

Operation If  $ACC.3 \sim ACC.0 > 9$  or  $AC=1$   
then  $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0) + 6$ ,  $AC1 = \overline{AC}$   
else  $[m].3 \sim [m].0 \leftarrow (ACC.3 \sim ACC.0)$ ,  $AC1 = 0$   
and  
If  $ACC.7 \sim ACC.4 + AC1 > 9$  or  $C=1$   
then  $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4 + 6 + AC1$ ,  $C=1$   
else  $[m].7 \sim [m].4 \leftarrow ACC.7 \sim ACC.4$ ,  $C=C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

**DEC [m]** Decrement data memory

Description Data in the specified data memory is decremented by one

Operation  $[m] \leftarrow [m] - 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**DECA [m]** Decrement data memory and place result in the accumulator  
 Description Data in the specified data memory is decremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged.  
 Operation  $ACC \leftarrow [m]-1$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**HALT** Enter power down mode  
 Description This instruction stops program execution and turns off the system clock. The contents of the RAM and registers are retained. The WDT and prescaler are cleared. The power down bit (PD) is set and the WDT time-out bit (TO) is cleared.  
 Operation  $PC \leftarrow PC+1$   
 $PD \leftarrow 1$   
 $TO \leftarrow 0$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	0	1	—	—	—	—

**INC [m]** Increment data memory  
 Description Data in the specified data memory is incremented by one  
 Operation  $[m] \leftarrow [m]+1$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**INCA [m]** Increment data memory and place result in the accumulator  
 Description Data in the specified data memory is incremented by one, leaving the result in the accumulator. The contents of the data memory remain unchanged.  
 Operation  $ACC \leftarrow [m]+1$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**JMP addr**                      Directly jump

Description                      Bits 0~10 of the program counter are replaced with the directly-specified address unconditionally, and control is passed to this destination.

Operation                         $PC \leftarrow \text{addr}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**MOV A,[m]**                      Move data memory to the accumulator

Description                      The contents of the specified data memory are copied to the accumulator.

Operation                         $ACC \leftarrow [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**MOV A,x**                        Move immediate data to the accumulator

Description                      The 8-bit data specified by the code is loaded into the accumulator.

Operation                         $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**MOV [m],A**                      Move the accumulator to data memory

Description                      The contents of the accumulator are copied to the specified data memory (one of the data memory).

Operation                         $[m] \leftarrow ACC$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**NOP**                              No operation

Description                      No operation is performed. Execution continues with the next instruction.

Operation                         $PC \leftarrow PC+1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**OR A,[m]** Logical OR accumulator with data memory  
 Description Data in the accumulator and the specified data memory (one of the data memory) perform a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**OR A,x** Logical OR immediate data to the accumulator  
 Description Data in the accumulator and the specified data perform a bitwise logical\_OR operation. The result is stored in the accumulator.

Operation  $ACC \leftarrow ACC \text{ "OR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**ORM A,[m]** Logical OR data memory with the accumulator  
 Description Data in the data memory (one of the data memory) and the accumulator perform a bitwise logical\_OR operation. The result is stored in the data memory.

Operation  $[m] \leftarrow ACC \text{ "OR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**RET** Return from subroutine  
 Description The program counter is restored from the stack. This is a two cycle instruction.

Operation  $PC \leftarrow \text{Stack}$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**RET A,x** Return and place immediate data in the accumulator

Description The program counter is restored from the stack and the accumulator loaded with the specified 8-bit immediate data.

Operation  $PC \leftarrow \text{Stack}$   
 $ACC \leftarrow x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**RETI** Return from interrupt

Description The program counter is restored from the stack, and interrupts are enabled by setting the EMI bit. EMI is the enable master (global) interrupt bit (bit 0; register INTC).

Operation  $PC \leftarrow \text{Stack}$   
 $EMI \leftarrow 1$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**RL [m]** Rotate data memory left

Description The contents of the specified data memory are rotated one bit left with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i$ ;  $[m].i$ : bit i of the data memory ( $i=0\sim6$ )  
 $[m].0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**RLA [m]** Rotate data memory left and place result in the accumulator

Description Data in the specified data memory is rotated one bit left with bit 7 rotated into bit 0, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i$ ;  $[m].i$ : bit i of the data memory ( $i=0\sim6$ )  
 $ACC.0 \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

<b>RLC [m]</b>	Rotate data memory left through carry
Description	The contents of the specified data memory and the carry flag are rotated one bit left. Bit 7 replaces the carry bit; the original carry flag is rotated into the bit 0 position.
Operation	$[m].(i+1) \leftarrow [m].i$ ; $[m].i$ :bit i of the data memory (i=0~6) $[m].0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

<b>RLCA [m]</b>	Rotate left through carry and place result in the accumulator
Description	Data in the specified data memory and the carry flag are rotated one bit left. Bit 7 replaces the carry bit and the original carry flag is rotated into bit 0 position. The rotated result is stored in the accumulator but the contents of the data memory remain unchanged.
Operation	$ACC.(i+1) \leftarrow [m].i$ ; $[m].i$ :bit i of the data memory (i=0~6) $ACC.0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

<b>RR [m]</b>	Rotate data memory right
Description	The contents of the specified data memory are rotated one bit right with bit 0 rotated to bit 7.
Operation	$[m].i \leftarrow [m].(i+1)$ ; $[m].i$ :bit i of the data memory (i=0~6) $[m].7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

<b>RRA [m]</b>	Rotate right and place result in the accumulator
Description	Data in the specified data memory is rotated one bit right with bit 0 rotated into bit 7, leaving the rotated result in the accumulator. The contents of the data memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1)$ ; $[m].i$ :bit i of the data memory (i=0~6) $ACC.7 \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

<b>RRC [m]</b>	Rotate data memory right through carry
Description	The contents of the specified data memory and the carry flag are together rotated one bit right. Bit 0 replaces the carry bit; the original carry flag is rotated into the bit 7 position.
Operation	$[m].i \leftarrow [m].(i+1)$ ; $[m].i$ :bit i of the data memory (i=0~6) $[m].7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

<b>RRCA [m]</b>	Rotate right through carry and place result in the accumulator
Description	Data of the specified data memory and the carry flag are rotated one bit right. Bit 0 replaces the carry bit and the original carry flag is rotated into the bit 7 position. The rotated result is stored in the accumulator. The contents of the data memory remain unchanged.
Operation	$ACC.i \leftarrow [m].(i+1)$ ; $[m].i$ :bit i of the data memory (i=0~6) $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	√

**SBC A,[m]** Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the accumulator.

Operation  $ACC \leftarrow ACC + [\overline{m}] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**SBCM A,[m]** Subtract data memory and carry from the accumulator

Description The contents of the specified data memory and the complement of the carry flag are subtracted from the accumulator, leaving the result in the data memory.

Operation  $[m] \leftarrow ACC + [\overline{m}] + C$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**SDZ [m]** Skip if decrement data memory is zero

Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).

Operation Skip if  $([m]-1)=0$ ,  $[m] \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SDZA [m]** Decrement data memory and place result in ACC, skip if zero

Description The contents of the specified data memory are decremented by one. If the result is zero, the next instruction is skipped. The result is stored in the accumulator but the data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).

Operation Skip if  $([m]-1)=0$ ,  $ACC \leftarrow ([m]-1)$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—



**SET [m]** Set data memory  
 Description Each bit of the specified data memory is set to one.  
 Operation  $[m] \leftarrow FFH$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SET [m].i** Set bit of data memory  
 Description Bit i of the specified data memory is set to one.  
 Operation  $[m].i \leftarrow 1$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SIZ [m]** Skip if increment data memory is zero  
 Description The contents of the specified data memory are incremented by one. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).  
 Operation Skip if  $([m]+1)=0$ ,  $[m] \leftarrow ([m]+1)$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SIZA [m]** Increment data memory and place result in ACC, skip if zero  
 Description The contents of the specified data memory are incremented by one. If the result is zero, the next instruction is skipped and the result is stored in the accumulator. The data memory remains unchanged. If the result is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).  
 Operation Skip if  $([m]+1)=0$ ,  $ACC \leftarrow ([m]+1)$   
 Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SNZ [m].i**

Description

Skip if bit i of the data memory is not zero

If bit i of the specified data memory is not zero, the next instruction is skipped. If bit i of the data memory is not zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).

Operation

Skip if [m].i≠0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SUB A,[m]**

Description

Subtract data memory from the accumulator

The specified data memory is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

 $ACC \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**SUBM A,[m]**

Description

Subtract data memory from the accumulator

The specified data memory is subtracted from the contents of the accumulator, leaving the result in the data memory.

Operation

 $[m] \leftarrow ACC + [\overline{m}] + 1$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**SUB A,x**

Description

Subtract immediate data from the accumulator

The immediate data specified by the code is subtracted from the contents of the accumulator, leaving the result in the accumulator.

Operation

 $ACC \leftarrow ACC + \overline{x} + 1$ 

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	√	√	√	√

**SWAP [m]** Swap nibbles within the data memory

Description The low-order and high-order nibbles of the specified data memory (one of the data memories) are interchanged.

Operation  $[m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SWAPA [m]** Swap data memory and place result in the accumulator

Description The low-order and high-order nibbles of the specified data memory are interchanged, writing the result to the accumulator. The contents of the data memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$   
 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SZ [m]** Skip if data memory is zero

Description If the contents of the specified data memory are zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).

Operation Skip if  $[m]=0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SZA [m]** Move data memory to ACC, skip if zero

Description The contents of the specified data memory are copied to the accumulator. If the contents is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).

Operation Skip if  $[m]=0$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**SZ [m].i** Skip if bit i of the data memory is zero

Description If bit i of the specified data memory is zero, the following instruction, fetched during the current instruction execution, is discarded and a dummy cycle is replaced to get the proper instruction (two cycles). Otherwise proceed with the next instruction (one cycle).

Operation Skip if [m].i=0

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**TABRDC [m]** Move the ROM code (current page) to TBLH and data memory

Description The low byte of ROM code (current page) addressed by the table pointer (TBLP) is moved to the specified data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)  
TBLH ← ROM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**TABRDL [m]** Move the ROM code (last page) to TBLH and data memory

Description The low byte of ROM code (last page) addressed by the table pointer (TBLP) is moved to the data memory and the high byte transferred to TBLH directly.

Operation [m] ← ROM code (low byte)  
TBLH ← POM code (high byte)

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	—	—	—

**XOR A,[m]** Logical XOR accumulator with data memory

Description Data in the accumulator and the indicated data memory perform a bitwise logical Exclusive\_OR operation and the result is stored in the accumulator.

Operation ACC ← ACC "XOR" [m]

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**XORM A,[m]**

Logical XOR data memory with the accumulator

Description

Data in the indicated data memory and the accumulator perform a bitwise logical Exclusive\_OR operation. The result is stored in the data memory. The zero flag is affected.

Operation

$[m] \leftarrow \text{ACC} \text{ "XOR" } [m]$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**XOR A,x**

Logical XOR immediate data to the accumulator

Description

Data in the the accumulator and the specified data perform a bitwise logical Exclusive\_OR operation. The result is stored in the accumulator. The zero flag is affected.

Operation

$\text{ACC} \leftarrow \text{ACC} \text{ "XOR" } x$

Affected flag(s)

TC2	TC1	TO	PD	OV	Z	AC	C
—	—	—	—	—	√	—	—

**Holtek Semiconductor Inc. (Headquarters)**

No.3 Creation Rd. II, Science-based Industrial Park, Hsinchu, Taiwan, R.O.C.

Tel: 886-3-563-1999

Fax: 886-3-563-1189

**Holtek Semiconductor Inc. (Taipei Office)**

5F, No.576, Sec.7 Chung Hsiao E. Rd., Taipei, Taiwan, R.O.C.

Tel: 886-2-2782-9635

Fax: 886-2-2782-9636

Fax: 886-2-2782-7128 (International sales hotline)

**Holtek Microelectronics Enterprises Ltd.**

RM.711, Tower 2, Cheung Sha Wan Plaza, 833 Cheung Sha Wan Rd., Kowloon, Hong Kong

Tel: 852-2-745-8288

Fax: 852-2-742-8657

Copyright © 1999 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.