# 32768-word × 8-bit Electrically Erasable and Programmable CMOS ROM

# HITACHI

Rev. 6.0 May. 25, 1995

The Hitachi HN58V257 is a electically erasable and programmable ROM organized as 32768-word × 8-bit. It realizes high speed, low power consumption, and a high level of reliability, employing advanced MNOS memory technology and CMOS process and circuitry technology. It also has a 64-byte page programming function to make its erase and write operations faster.

#### **Features**

- Single 3 V supply
- On-chip latches: address, data,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$
- Automatic byte write: 15 ms max
- Automatic page write (64 bytes): 15 ms max
- Fast access time: 350 ns max
- Low power dissipation:

20 mW/MHz typ (active) 110 µW max (standby)


- Data polling, RDY/Busy
- Data protection circuit on power on/off
- · Conforms to JEDEC byte-wide standard
- · Reliable CMOS with MNOS cell technology
- 10<sup>5</sup> erase/write cycles (in page mode)
- 10 years data retention
- Write protection by RES pin

#### **Ordering Information**

Type no.	Access time	Package
HN58V257T-35	350 ns	32-pin plastic TSOP (TFP-32DA)




# **Pin Arrangement**



# **Pin Description**

Pin name	Function
A0-A14	Address inputs
I/O0–I/O7	Data input/output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
V <sub>CC</sub>	Power (+3 V)
V <sub>SS</sub>	Ground
RES	Reset
RDY/Busy	Ready /Busy

# **Block Diagram**



#### **Mode Selection**

Pin Mode	CE (31)	OE (1)	WE (6)	RDY/Busy (9)	RES (7)	I/O (21-23, 25-29)
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	High-Z	$V_H^{*1}$	Dout
Standby	$V_{IH}$	×*2	×	High-Z	×	High-Z
Write	$V_{IL}$	$V_{IH}$	$V_{IL}$	High-Z to $V_{OL}$	$V_{H}$	Din
Deselect	$V_{IL}$	$V_{IH}$	$V_{IH}$	High-Z	$V_{H}$	High-Z
Write inhibit	×	×	V <sub>IH</sub>	High-Z	×	_
	×	$V_{IL}$	×			
Data polling	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>OL</sub>	V <sub>H</sub>	Data out (I/O7)
Program reset	×	×	×	High-Z	V <sub>IL</sub>	High-Z

Note: 1. Refer to the recommended DC operating condition.

2.  $\times$  = Don't care

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage *1	V <sub>CC</sub>	-0.6 to +7.0	V
Input voltage *1	Vin	$-0.5^{*2}$ to +7.0	V
Operationg temperature range *3	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. With respect to  $V_{SS}$ 

2. Vin min = -3.0 V for pulse width  $\leq 50$  ns

3. Including electrical characteristics and data retention

# **Recommended DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	$V_{CC}$	2.7	3.0	5.5	V
Input voltage	$V_{IL}$	-0.3	_	0.8	V
	$V_{IH}$	1.9	_	$V_{CC} + 0.3$	V
	$V_{H}$	$V_{CC} - 0.5$	_	V <sub>CC</sub> + 1.0	V
Operating temperature	Topr	0	_	70	°C

# **DC Characteristics** (Ta=0 to $+70^{\circ}$ C, $V_{CC} = 2.7$ to 5.5V)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	ILI	_	_	2*1	μΑ	V <sub>CC</sub> = 5.5 V, Vin = 5.5 V
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	V <sub>CC</sub> = 5.5 V, Vout = 5.5/0.4 V
V <sub>CC</sub> current (standby)	I <sub>CC1</sub>	_	_	20	μΑ	CE = V <sub>CC</sub>
	I <sub>CC2</sub>	_	_	1	mA	CE = V <sub>IH</sub>
V <sub>CC</sub> current (active)	I <sub>CC3</sub>	_	_	8	mA	lout = 0 mA, Duty = 100%, Cycle = 1 µs at V <sub>CC</sub> = 3.6 V
		_	_	20	mA	lout = 0 mA, Duty = 100%, Cycle = 350 ns at V <sub>CC</sub> = 3.6 V
Input low voltage	V <sub>IL</sub>	-0.3 <sup>*2</sup>	_	0.8	V	
Input high voltage	$V_{IH}$	1.9 <sup>*3</sup>	_	V <sub>CC</sub> + 0.3	V	
	$V_{H}$	V <sub>CC</sub> -0.5	_	V <sub>CC</sub> + 1.0	V	
Output low voltage	$V_{OL}$	_	_	0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	$V_{OH}$	$V_{CC} \times 0.8$	_	_	V	I <sub>OH</sub> = -400 μA

Note: 1.  $I_{LI}$  on  $\overline{RES} = 100 \mu A \text{ max}$ 

2.  $V_{IL}$  min = -1.0 V for pulse width  $\leq$  50 ns

3.  $V_{IH}$  min = 2.2 V for  $V_{CC}$  = 3.6 to 5.5 V.

### **Capacitance** (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance*1	Cin	_	_	6	pF	Vin = 0 V
Output capacitance*1	Cout	_	_	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

# **AC Characteristics** (Ta = 0 to $+70^{\circ}$ C, $V_{CC} = 2.7$ to 5.5V)

#### **Test Conditions**

• Input pulse levels: 0.4 V to 2.4 V

 $0 \text{ V to } V_{CC} (\overline{RES} \text{ pin})$ 

Input rise and fall time: ≤ 20 ns
Output load: 1TTL Gate +100 pF


• Reference levels for measuring timing: 0.8 V, 1.8 V

#### Read Cycle

Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t <sub>ACC</sub>	_	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t <sub>CE</sub>	_	350	ns	$\overline{OE} = V_{IL},  \overline{WE} = V_{IH}$
OE to output delay	t <sub>OE</sub>	10	150	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
OE (CE) high to output float*1	t <sub>DF</sub>	0	90	ns	$\overline{\text{CE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
RES low to output float*1	t <sub>DFR</sub>	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
Data output hold	t <sub>OH</sub>	0	_	ns	$\overline{\text{CE}} = \overline{\text{OE}} = V_{\text{IL}}, \overline{\text{WE}} = V_{\text{IH}}$
RES to output delay	t <sub>RR</sub>	0	600	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$

Note: 1. t<sub>DF</sub>, t<sub>DFR</sub> are defined at which the outputs achieve the open circuit conditions and are no longer driven.

# **Read Timing Waveform**




#### Write Cycle


						Test
Parameter	Symbol	Min*1	Тур	Max	Unit	conditions
Address setup time	t <sub>AS</sub>	0	_	_	ns	
Address hold time	t <sub>AH</sub>	200	_	_	ns	
CE write setup time (WE controlled)	t <sub>CS</sub>	0	_	_	ns	
CE hold time (WE controlled)	t <sub>CH</sub>	0	_	_	ns	
WE to write setup time (CE controlled)	t <sub>WS</sub>	0	_	_	ns	
WE hold time (CE controlled)	$t_{WH}$	0	_	_	ns	
OE to write setup time	toes	0	_	_	ns	
OE hold time	t <sub>OEH</sub>	0	_	_	ns	
Data setup time	t <sub>DS</sub>	150	_	_	ns	
Data hold time	t <sub>DH</sub>	0	_	_	ns	
WE pulse width (WE controlled)	$t_{WP}$	250	_	_	ns	
CE pulse width (CE controlled)	$t_{CW}$	250	_	_	ns	
Data latch time	$t_{DL}$	300	_	_	ns	
Byte load cycle	t <sub>BLC</sub>	0.55	_	30	μs	
Byte load window	t <sub>BL</sub>	100	_	_	μs	
Write cycle time	t <sub>WC</sub>	_	_	15 <sup>*2</sup>	ms	
Time to device busy	$t_{DB}$	120	_	_	ns	
Write start time	t <sub>DW</sub>	250*3	_	_	ns	
Reset protect time	t <sub>RP</sub>	100	_	_	μs	
Reset low time	t <sub>RES</sub>	1	_		μs	

- Note: 1. Use this device in longer cycle than this value.
  - 2. twc must be longer than this value unless polling technique or RDY/Busy are used. This device automatically completes the internal write operation within this value.
  - 3. Next read or write operation can be initiated after t<sub>DW</sub> if polling technique or RDY/Busy are used.


### Byte Write Timing Waveform(1) ( $\overline{\text{WE}}$ Controlled)




#### Byte Write Timing Waveform(2) ( $\overline{\text{CE}}$ Controlled)




#### Page Write Timing Waveform(1) ( $\overline{\text{WE}}$ Controlled)



#### Page Write Timing Waveform(2) ( $\overline{\text{CE}}$ Controlled)



# **Data** Polling Timing Waveform



#### **Functional Description**

#### **Automatic Page Write**

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μs from the preceding falling edge of WE or CE. When CE or WE is high for 100 μs after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

#### Data Polling


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

#### RDY/Busy Signal

RDY/Busy signal also allows the status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to  $V_{OL}$  after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

#### **RES** Signal

When  $\overline{RES}$  is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping  $\overline{RES}$  low when  $V_{CC}$  is switched.  $\overline{RES}$  should be high during read and programming because it doesn't provide a latch function.



#### WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , and data is latched by the rising edge of  $\overline{WE}$  or  $\overline{CE}$ .

# Write/Erase Endurance and Data Retention Time

The endurance is 10<sup>5</sup> cycles in case of the page programming and 10<sup>4</sup> cycles in case of byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10<sup>4</sup> cycles.


#### **Data Protection**

1.Data Protection against Noise on Control Pins  $(\overline{CE}, \overline{OE}, \overline{WE})$  during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.

To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in program mode.


Be careful not to allow noise of a width of more than 20 ns on the control pins.



#### 2. Data Protection at V<sub>CC</sub> On/Off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may turn the EEPROM to programming mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in unprogrammable state by using a CPU reset signal to  $\overline{RES}$  pin.  $\overline{RES}$  pin should be kept at  $V_{SS}$  level when  $V_{CC}$  is turned on or off.


The EEPROM breaks off programming operation when  $\overline{RES}$  becomes low, programming operation doesn't finish correctly in case that  $\overline{RES}$  falls low during programming operation.  $\overline{RES}$  should be kept high for 15 ms after the last data input.



# **Package Dimensions**

### HN58V257T Series (TFP-32DA)

Unit: mm



# HN58V256A Series HN58V257A Series

# **Preliminary**

32768-word x 8-bit Electrically Erasable and Programmable CMOS ROM

# **HITACHI**

Rev. 0.0 Mar. 15, 1995

The Hitachi HN58V256A and HN58V257A are a electrically erasable and programmable EEPROM's organized as 32768-word × 8-bit. Employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

#### **Features**

- Single 2.7 to 5.5 V supply
- On-chip latches: address, data,  $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{WE}$
- Automatic byte write: 10 ms max
- Automatic page write (64 bytes): 10 ms max
- Fast access time: 120 ns max
- Low power dissipation: 20 mW/MHz, typ
  (active)
  110 µW max (standby)
- Ready/Busy (♦)\*1
- Data polling and Toggle bit
- Data protection circuit on power on/off
- · Conforms to JEDEC byte-wide standard
- · Reliable CMOS with MNOS cell technology
- 10<sup>5</sup>erase/write cycles (in page mode)
- 10 years data retention
- Software data protection
- Write protection by RES pin (♦)\*1

Notes: 1. All through this datasheet, the mark (♦) indicates the function supported by only the HN58V257A series (32 pin package).

Preliminary: This document contains information on a new product. Specifications and information contained herein are subject to chang without notice.




# **Ordering Information**

Type No.	Operating Voltage	Temperature Range	e Access Time	Package	Compatible Type No.*1
HN58V256AP-12/-15	2.7 to 5.5 V	0 to 70°C	120/150 ns	600 mil 28-pin plastic DIP(DP-28	HN58C256P-20
HN58V256AFP-12/-15	2.7 to 5.5V	0 to 70°C	120/150 ns	400 mil 28-pin plastic SOP	HN58C256FP-20
HN58V256AFPI-12/-15	2.7 to 5.5 V	–40 to 85°C	-	(FP-28D)	HN58C256FPI-20
HN58V256AT-12/-15	2.7 to 5.5 V	0 to 70°C	120/150 ns	28-pin plastic	
HN58V256AT-12SR /-15SR	2.7 to 5.5 V	–20 to 85°C		TSOP (—)*2	
HN58V257AT-12/-15	2.7 to 5.5 V	0 to 70°C	120/150 ns	8 × 14 mm 32-pin plastic TSOP	HN58C257T-20 HN58V257T-35
HN58V257AT-12SR /-15SR	2.7 to 5.5 V	–20 to 85°C		(TFP-32DA)	HN58C257T-20SR HN58V257T-35SR

Notes: 1. This type No. can be replaced by the corresponding A-version. (ex. HN58C256P to HN58V256AP)

<sup>2.</sup> Package type and dimension are under development.


#### Pin Arrangement



### **Pin Description**

Pin name	Function	Pin name	Function
A0 to A14	Address	WE	Write enable
I/O0 to I/O7	Input/output	V <sub>CC</sub>	Power (+2.7 ~ 5.5 V)
ŌĒ	Output enable	V <sub>SS</sub>	Ground
CE	Chip enable	RDY/Busy (♦)	Ready busy
			Reset

### **Block Diagram**



#### **Mode Selection**

Pin Mode	CE	ŌĒ	WE	RES (♦)	RDY/Busy (♦)	I/O
Read	$V_{IL}$	$V_{IL}$	$V_{IH}$	V <sub>H</sub> *1	High-Z	Dout
Standby	V <sub>IH</sub>	×*2	×	×	High-Z	High-Z
Write	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>H</sub>	High-Z to V <sub>OL</sub>	Din
Deselect	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>H</sub>	High-Z	High-Z
Write Inhibit	×	×	V <sub>IH</sub>	×	_	_
	×	V <sub>IL</sub>	×	×	_	_
Data Polling	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>H</sub>	V <sub>OL</sub>	Data out (I/O7)
Program reset	×	×	×	V <sub>IL</sub>	High-Z	High-Z

Note: 1. Refer to the recommended DC operating condition.

2. x: Don't care

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	Device Group <sup>*4</sup>
Supply voltage *1	V <sub>CC</sub>	-0.6 to +7.0	V	A, B, C
Input voltage *1	Vin	-0.5* <sup>2</sup> to +7.0	V	A, B, C
Operating temperature range *3	Topr	0 to +70	°C	A
		–20 to 85	°C	В
		-40 to 85	°C	С
Storage temperature range	Tstg	-55 to +125	°C	A, B, C

# **Recommended DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Device Group <sup>*4</sup>
Supply voltage	V <sub>CC</sub>	2.7	3.0	5.5	V	A, B, C
Input voltage	V <sub>IL</sub>	-0.3 <sup>*5</sup>	_	0.6	V	A, B, C
	V <sub>IH</sub>	2.4*6	_	V <sub>CC</sub> + 0.3*7	V	A, B, C
	V <sub>H</sub> (♦)	V <sub>CC</sub> – 0.5	_	V <sub>CC</sub> + 1.0	V	A, B, C
Operating temperature	Topr	0	_	70	°C	А
		<del>-</del> 20	_	85	°C	В
		<del>-4</del> 0	_	85	°C	С

Notes:

- With respect to V<sub>SS</sub>.
- 2. Vin min : -3.0 V for pulse width  $\leq 50$  ns.
- 3. Including electrical characteristics and data retention.
- 4. Group A includes HN58V256AP/AFP, HN58V257AT and HN58V256AT. Group B includes HN58V256AT-SR and HN58V257AT-SR. Group C includes HN58V256AFPI.
- 5.  $V_{IL}$  min: -1.0 V for pulse width  $\leq$  50 ns.
- 6.  $V_{IH}^{IH}$  min for  $V_{CC} = 3.6$  to 5.5 V is 3.0 V. 7.  $V_{IH}$  max:  $V_{CC} + 1.0$  V for pulse width  $\leq 50$  ns.

# **DC** Characteristics

Supply voltage range ( $V_{CC}$ ), temperature range (Topr) and input voltage ( $V_{IH}/V_{IL}/V_H$ ) are referred to the table of Recommended DC Operating Conditions.

Parameter	Symbo	ol Min	Тур	Max	Unit	Test conditions
Input leakage current	ILI	_	_	2*1	μΑ	V <sub>CC</sub> = 5.5 V, Vin = 5.5 V
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	V <sub>CC</sub> = 5.5 V, Vout = 5.5/0.4 V
VCC current (standby)	I <sub>CC1</sub>	_	_	20	μΑ	CE = V <sub>CC</sub>
	I <sub>CC2</sub>	_	_	1	mA	$\overline{CE} = V_{IH}$
VCC current (active)	I <sub>CC3</sub>	_	_	8	mA	lout = 0 mA, Duty = 100%, Cycle = 1 μs at V <sub>CC</sub> = 3.6 V
		_	_	12	mA	lout = 0 mA, Duty = 100%, Cycle = 1 µs at V <sub>CC</sub> = 5.5 V
		<del></del>	_	20	mA	lout = 0 mA, Duty = 100%, Cycle = 120 ns at V <sub>CC</sub> = 3.6 V
		<del></del>	_	30	mA	lout = 0 mA, Duty = 100%, Cycle = 120 ns at V <sub>CC</sub> = 5.5 V
Output low voltage	V <sub>OL</sub>	_	_	0.4	V	I <sub>OL</sub> = 2.1 mA
Output high voltage	V <sub>OH</sub>	$V_{CC} \times 0.8$	_	_	V	I <sub>OH</sub> = -400 μA

Note: 1.  $I_{LI}$  on  $\overline{RES}$ : 100  $\mu$ A max ( $\blacklozenge$ )

**Capacitance** (Ta =  $25^{\circ}$ C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test condition
Input capacitance	Cin*1	_	_	6	pF	Vin = 0 V
Output capacitance	Cout*1	_	_	12	pF	Vout = 0 V

Note: 1. This parameter is periodically sampled and not 100% tested.

#### **AC Characteristics**

Supply voltage  $(V_{CC})$  and temperature range (Topr) are referred to the table of 'Recommended DC Operating Conditions'.

#### **Test Conditions**

• Input pulse levels: 0 V to 3.0 V

 $0 \text{ V to V}_{CC} (\overline{RES} \text{ pin})$ 

• Input rise and fall time :  $\leq 20 \text{ ns}$ 


Input timing reference levels: 0.8, 1.8 V
 Output load: 1TTL Gate +100 pF
 Output reference levels: 1.5 V, 1.5 V

#### Read Cycle

		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Address to output delay	t <sub>ACC</sub>	_	120	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t <sub>CE</sub>	_	120	_	150	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	t <sub>OE</sub>	10	60	10	60	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t <sub>OH</sub>	0	_	0	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE (CE) high to output float*1	t <sub>DF</sub>	0	40	0	40	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
RES low to output float*1(♦)	t <sub>DFR</sub>	0	350	0	350	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
RES to output delay(♦)	t <sub>RR</sub>	0	600	0	600	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$

Note: 1. t<sub>DF</sub> and t<sub>DFR</sub> are defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.

### **Read Timing Waveform**



#### Write Cycle


Parameter	Symbol	Min* <sup>1</sup>	Тур	Max	Test Unit conditions
Address setup time	t <sub>AS</sub>	0	_	_	ns
Address hold time	t <sub>AH</sub>	50	_	_	ns
CE to write setup time (WE controlled)	t <sub>CS</sub>	0	_	_	ns
CE hold time (WE controlled)	t <sub>CH</sub>	0	_	_	ns
WE to write setup time (CE controlled)	t <sub>WS</sub>	0	_	_	ns
WE hold time (CE controlled)	t <sub>WH</sub>	0	_	_	ns
OE to write setup time	t <sub>OES</sub>	0	_	_	ns
OE hold time	tOEH	0	_	_	ns
Data setup time	t <sub>DS</sub>	50	_	_	ns
Data hold time	t <sub>DH</sub>	0	_	_	ns
WE pulse width (WE controlled)	$t_{WP}$	200	_	_	ns
CE pulse width (CE controlled)	t <sub>CW</sub>	200	_	_	ns
Data latch time	t <sub>DL</sub>	100	_	_	ns
Byte load cycle	t <sub>BLC</sub>	0.3	_	30	μs
Byte load window	t <sub>BL</sub>	100	_	_	μs
Write cycle time	t <sub>WC</sub>	_	_	10*2	ms
Time to device busy	t <sub>DB</sub>	120	_	_	ns
Write start time	t <sub>DW</sub>	0*3	_	_	ns
Reset protect time (*)	t <sub>RP</sub>	100	_	_	μs
Reset high time (♦)	t <sub>RES</sub>	1	_	_	μs

Note: 1. Use this device in longer cycle than this value.


<sup>2.</sup> t<sub>WC</sub> must be longer than this value unless polling techniques or RDY/Busy (♦) are used. This device automatically completes the internal write operation within this value.

Next read or write operation can be initiated after t<sub>DW</sub> if polling techniques or RDY/Busy (♦) are used.


# Byte Write Timing Waveform(1) ( $\overline{\text{WE}}$ Controlled)




# Byte Write Timing Waveform(2) (\( \overline{CE} \) Controlled)




# Page Write Timing Waveform(1) ( $\overline{\text{WE}}$ Controlled)



# Page Write Timing Waveform(2) ( $\overline{\text{CE}}$ Controlled)




#### **Data Polling Timing Wavefome**




#### Toggle bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


#### Toggle bit Wavefome



### **Software Data Protection Timing Waveform(1) (in protection mode)**



#### **Software Data Protection Timing Waveform(2) (in non-protection mode)**



#### **Functional Description**

#### **Automatic Page Write**

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30  $\mu$ s from the preceding falling edge of  $\overline{WE}$  or  $\overline{CE}$ . When  $\overline{CE}$  or  $\overline{WE}$  is kept high for 100  $\mu$ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

#### **Data Polling**


Data polling allows the status of the EEPROM to be determined. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data to be loaded outputs from I/O7 to indicate that the EEPROM is performing a write operation.

#### RDY/Busy Signal (♦)

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V<sub>OL</sub> after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

#### **RES** Signal (♦)

When  $\overline{RES}$  is low, the EEPROM cannot be read or programmed. Therefore, data can be protected by keeping  $\overline{RES}$  low when  $V_{CC}$  is switched.  $\overline{RES}$  should be high during read and programming because it doesn't provide a latch function.



#### WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of  $\overline{WE}$  or  $\overline{CE}$ , and data is latched by the rising edge of  $\overline{WE}$  or  $\overline{CE}$ .

# Write/Erase Endurance and Data Retention Time

The endurance is  $10^5$  cycles in case of the page programming and  $10^4$  cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than  $10^4$  cycles.


#### **Data Protection**

1. Data Protection against Noise on Control Pins (CE, OE, WE) during Operation

During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake.


To prevent this phenomenon, this device has a noise cancelation function that cuts noise if its width is 20 ns or less in programming mode.

Be careful not to allow noise of a width of more than 20 ns on the control pins.



#### 2. Data protection at V<sub>CC</sub> on/off

When  $V_{CC}$  is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.



\*The EEPROM should be kept in unprogrammable state during  $V_{\mbox{CC}}$  on/off by using CPU RESET signal.

#### (1)Protection by $\overline{CE}$ , $\overline{OE}$ , $\overline{WE}$

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

CE	V <sub>CC</sub>	×	×
ŌĒ	×	V <sub>SS</sub>	×
WE	×	×	V <sub>CC</sub>

×: Don't care.


V<sub>CC</sub>: Pull-up to V<sub>CC</sub> level.

V<sub>SS</sub>: Pull-down to V<sub>SS</sub> level.

#### (2) Protection by $\overline{RES}$ ( $\blacklozenge$ )

The unprogrammable state can be realized by that the CPU's reset signal inputs directly to the EEPROM's  $\overline{RES}$  pin.  $\overline{RES}$  should be kept  $V_{SS}$  level during  $V_{CC}$  on/off.

The EEPROM breaks off programming operation when RES becomes low, programming operation doesn't finish correctly in case that RES falls low during programming operation. RES should be kept high for 10 ms after the last data input.



#### 3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, This device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode.

Address	Data
5555	AA
$\downarrow$	$\downarrow$
2AAA	55
$\downarrow$	$\downarrow$
5555	A0
	1

Write address Write data } Normal data input


Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.

Address	Data
5555	AA
$\downarrow$	$\downarrow$
2AAA	55
$\downarrow$	$\downarrow$
5555	80
$\downarrow$	$\downarrow$
5555	AA
$\downarrow$	$\downarrow$
2AAA	55
$\downarrow$	$\downarrow$
5555	20


The software data protection is not enabled at the shipment.

# **Package Dimensions**

#### HN58V256AP Series (DP-28)



#### HN58V256AFP Series (FP-28D)



# **Package Dimensions**

#### HN58V257AT Series (TFP-32DA)

