FM3104/16/64/256

Integrated Processor Companion with Memory

Features

High Integration Device Replaces Multiple Parts

- Serial Nonvolatile Memory
- Real-time Clock (RTC)
- Low VDD Reset
- Watchdog Timer
- Voltage Comparator/NMI
- Event Counters
- Serial Number with Write-lock for Security

Ferroelectric Nonvolatile RAM

- 4Kb, 16Kb, 64Kb, and 256Kb versions
- Unlimited Read/Write Endurance
- 10 year Data Retention
- NoDelayTM Writes

Real-time Clock/Calendar

- Backup Current under 1 µA
- Seconds through Centuries in BCD format
- Tracks Leap Years through 2099
- Uses Standard 32.768 kHz Crystal (6pF)
- Software Calibration
- Supports Battery or Capacitor Backup

Description

The FM31xxx is a family of integrated devices that includes the most commonly needed functions for processor-based systems. Major features include nonvolatile memory available in various sizes, realtime clock, low-VDD reset, watchdog timer, nonvolatile event counter, lockable 64-bit serial number area, and general purpose comparator that can be used for a power-fail (NMI) interrupt or other purpose. The family operates from 2.7 to 5.5V.

Each FM31xxx provides nonvolatile RAM available in sizes including 4Kb, 16Kb, 64Kb, and 256Kb versions. Fast write speed and unlimited endurance allow the memory to serve as extra RAM or conventional nonvolatile storage. This memory is truly nonvolatile rather than battery backed.

The real-time clock (RTC) provides time and date information in BCD format. It can be permanently powered from external backup voltage source, either a battery or a capacitor. The timekeeper uses a common external 32.768 kHz crystal and provides a calibration mode that allows software adjustment of timekeeping accuracy. Processor Companion

- Active-low Reset Output for V_{DD} and Watchdog
- Programmable Low VDD Reset Thresholds
- Manual Reset Filtered and De-bounced
- Programmable Watchdog Timer
- Dual Battery-backed Event Counter Tracks System Intrusions or other Events
- Comparator for Power-fail Interrupt or Other Use
- 64-bit Programmable Serial Number with Lock

Fast Two-wire Serial Interface

- Up to 1 MHz Maximum Bus Frequency
- Supports Legacy Timing for 100 kHz & 400 kHz
- Device Select Pins for up to 4 Memory Devices
- RTC, Supervisor Controlled via 2-wire Interface

Easy to Use Configurations

- Operates from 2.7 to 5.5V
- Small Footprint 14-pin SOIC
- Low Operating Current, 150µA Standby Current
- -40°C to +85°C Operation


The processor companion includes commonly needed CPU support functions. Supervisory functions include a reset output signal controlled by either a low VDD condition or a watchdog timeout. /RST goes active when VDD drops below a programmable threshold and remains active for 100 ms after VDD rises above the trip point. A programmable watchdog timer runs from 100 ms to 2 seconds. The watchdog timer is optional, but if enabled it will assert the reset signal for 100 ms if not restarted by the host before the timeout. A flag-bit indicates the source of the reset.

A general-purpose comparator compares an external input pin to the onboard 1.2V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers a dual battery-backed event counter that tracks the number of rising or falling edges detected on dedicated input pins.

This is a product in development. Characteristic data and other specifications are subject to change without notice.

RAMTRON

Pin Configuration



Pin Name	Function
CIN1, CIN2	Battery-backed Counter Inputs
A0, A1	Device Select inputs
CAL/CO	Clock Calibration and
	Comparator Output
/RST	Reset Input/Output
CI	Comparator Input
X1, X2	Crystal Connections
SDA	Serial Data
SCL	Serial Clock
VBAK	Battery-Backup Supply
VDD	Supply Voltage
VSS	Ground

Ordering Inform	nation			
Base Configuration	Memory Size	Operating Voltage	Reset Threshold	Ordering Part Number
FM31256	256Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31256-S
FM3164	64Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM3164-S
FM3116	16Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM3116-S
FM3104	4Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM3104-S

Other memory configurations may be available. Please contact the factory for more information.




Figure 1. Block Diagram

Pin Descriptions

Pin Name	Туре	Pin Description
A0, A1	Input	Device select inputs are used to address multiple memories on a serial bus. To select
	_	the device the address value on the two pins must match the corresponding bits
		contained in the device address. The device select pins are pulled down internally.
CIN1, CIN2	Input	Counter Inputs: These battery-backed inputs increment counters when an edge is
		detected on the corresponding CIN pin. The polarity is programmable.
CAL/CO	Output	In calibration mode, this pin supplies a 512 Hz square-wave output for clock
		calibration. In normal operation, this is the comparator output.
X1, X2	I/O	32.768 kHz crystal connection. When using an external oscillator, apply the clock to
		X2 and leave X1 floating.
/RST	I/O	Active low reset output with weak pull-up. Also input for manual reset.
SDA	I/O	Serial Data & Address: This is a bi-directional line for the two-wire interface. It is
		open-drain and is intended to be wire-OR'd with other devices on the two-wire bus.
		The input buffer incorporates a Schmitt trigger for noise immunity and the output
		driver includes slope control for falling edges. A pull-up resistor is required.
SCL	Input	Serial Clock: The serial clock line for the two-wire interface. Data is clocked out of
		the part on the falling edge, and in on the rising edge. The SCL input also
		incorporates a Schmitt trigger input for noise immunity.
CI	Input	Comparator Input: This pin should not be left floating.
VBAK	Supply	Backup supply voltage (3V). Connect to VDD if unused.
VDD	Supply	Supply Voltage.
VSS	Supply	Ground

Overview

The FM31xxx family combines a serial nonvolatile RAM with a real-time clock (RTC) and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, analog comparator, nonvolatile counters, and a serial number. The FM31xxx integrates these complementary but distinct functions under a common interface in a single package. Although monolithic, the product is organized as two logical devices. The first is a memory and the second is the companion which includes all the remaining functions. From the system perspective they appear to be two separate devices with unique IDs on the serial bus.

The memory is organized as a stand alone 2-wire nonvolatile memory with a standard device ID value. The real-time clock and supervisor functions are accessed under their own 2-wire device ID. This allows clock data to be read while maintaining the most recently used memory address. The clock and supervisor functions are controlled by 25 special function registers. Certain of these functions such as the RTC and event counter circuits are maintained by the power source on the VBAK pin, allowing them to operate from battery or backup capacitor power when V_{DD} drops below a set threshold. Each functional block is described below.

Memory Operation

The FM31xxx is a family of products available in different memory sizes including 4Kb, 16Kb, 64Kb, and 256Kb. The family is software compatible, all versions use consistent two-byte addressing for the memory device. This makes the lowest density device different from its stand-alone memory counterparts but makes the entire family self-compatible.

Memory is organized in bytes, for example the 4Kb memory is 512 x 8 and the 256Kb memory is 32,768 x 8. The memory is based on FRAM technology. Therefore it can be treated as RAM and is read or written at the speed of the two-wire bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The 2-wire interface protocol is described further below.

The memory array can be write-protected by software. Two bits in the processor companion area, register 0Bh bits 3 and 4 control the protection setting as shown in the following table. Based on the setting, the protected addresses cannot be written and the 2wire interface will not acknowledge any data to protected addresses. The special function registers containing these bits are described in detail below.

Write protect addresses	WP1	WP0
None	0	0
Bottom 1/4 (from 0000h)	0	1
Bottom 1/2 (from 0000h)	1	0
Full array	1	1


Processor Companion

In addition to nonvolatile RAM the FM31xxx family incorporates a highly integrated processor companion. This includes a low VDD reset, a programmable watchdog timer, a dual battery-backed event counter, a comparator for power-fail detection or other purposes, and a 64-bit serial number.

Processor Supervisor

The /RST pin provides a processor reset signal that manages power cycles and software integrity. It is an open drain output with a weak internal pull-up to V_{DD}. This allows other reset sources to be wire-OR'd to the /RST pin. When V_{DD} is above the programmed trip point, /RST output is pulled weakly to V_{DD} . If V_{DD} drops below the reset trip point voltage level (V_{TP}) the /RST pin will be driven low. It will remain low until V_{DD} falls too low for circuit operation which is the V_{RST} level. When V_{DD} rises again above V_{TP} , /RST will continue to drive low for about 100 ms (t_{RPU}) to ensure a robust system reset at a reliable V_{DD} level. After t_{RPU} has been met, the /RST pin will return to the weak high state. While /RST is active serial bus activity is blocked even if a transaction was in progress when VDD dropped below V_{TP}. A memory operation started while VDD is above V_{TP} will be completed internally.

The bits VTP1 and VTP0 control the trip point of the low VDD reset. They are located in register 0Bh, bits 1 and 0. The figure below illustrates the reset operation in response to Low VDD.




A watchdog timer also can cause an active reset signal. The watchdog is a free running programmable timer. The period can be software programmed from 100 ms to 3 seconds in 100 ms increments via a 5-bit nonvolatile register. All programmed values are minimum settings and vary with temperature

RAMTRON

according to the operating specifications. The watchdog has 2 additional controls associated with its operation. An enable bit allows the /RST to go active if the watchdog reaches the timeout without being restarted. Should a reset occur, the timer will restart on the rising edge of the reset pulse. If not enabled the watchdog timer runs but has no effect on /RST. Note setting the maximum timeout setting (11111b) disables the counter to save power. The second control is a nibble that restarts the timer preventing a reset. The timer should be restarted after changing the timeout value.


The watchdog timeout value is located in register OAh, bits 4-0, the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 09h. Writing the correct pattern will also cause the timer to load new timeout values. Writing other patterns to this address will have no effect. Note the watchdog timer is freerunning. Prior to enabling it users should restart the timer as described above. This assures that the full timeout is provided immediately after enabling. The watchdog is disabled when VDD is below VTP. The following table summarizes the watchdog bits. A block diagram follows.

Watchdog timeout	WDT4.0	0Ah, D4-0
Watchdog enable	WE	0Ah, D7
Watchdog restart	WR3-0	09h, D3-0



Manual Reset

The /RST is a bi-directional signal allowing the FM31xxx to filter and de-bounce a manual reset switch. The /RST input detects an external low condition and responds by driving the /RST signal low for 100 ms. This effectively filters and de-bounces a reset switch.



Note the internal weak pull-up eliminates the need for additional external components.

Reset Flags

In case of a reset condition, a flag bit will be set to indicate the source of the reset. A low VDD reset is indicated by the POR bit, register 09h bit 6. A watchdog reset is indicated by the WTR bit, register 09h bit 7. A manual reset will result in no flag being set, so the absence of a flag is a manual reset. Note that the bits are set in response to reset sources but they must be cleared by the user. It is possible to read the register and have both sources indicated if both have occurred since the user cleared them.

Power Fail Comparator

An analog comparator compares the CI input pin to an onboard 1.2V reference. When the CI input voltage drops below this threshold the comparator will drive the CO pin to a low state. The comparator has 300 mV of hysteresis to reduce noise sensitivity. The most common application of this comparator is to create an early warning power fail interrupt (NMI). This can be accomplished by connecting the CI pin to an upstream power supply via a resistor divider. An application circuit is shown below. The comparator is a general purpose device and its application is not limited to the NMI function.




Figure 5. Comparator as a Power-fail Warning

The comparator is not integrated into the special function registers except as it shares its output pin with the CAL output. When the RTC calibration mode is invoked by setting the CAL bit (register 00h, bit 2), the CAL/CO output pin will be driven with a 512 Hz square wave and the comparator will be ignored. Since most users only invoke the calibration mode during production this should have no impact on system operations using the comparator.

Note: The maximum voltage on the comparator input CI is limited to 3.75V under normal operating conditions.

Event Counter

The FM31xxx offers the user two battery-backed event counters. Input pins CIN1 and CIN2 are programmable edge detectors. Each clocks a 16-bit counter. When an edge occurs, the counters will increment their respective registers. Counter 1 is located in registers 0Dh and 0Eh, Counter 2 is located in registers 0Fh and 10h. These register values can be read anytime VDD is above VTP, and they will be incremented as long as a valid VBAK source is provided. To read, set the RC bit register 0Ch bit 3 to 1. This takes a snapshot of all four counter bytes allowing a stable value even if a count occurs during the read. The registers can be written by software allowing the counters to be cleared or initialized by the system. Counts are blocked during a write operation. The two counters can be cascaded to create one 32-bit counter. When cascaded, the CIN1 input will cause the counter to increment. CIN2 is not used in this mode.

The control bits for event counting are located in register 0Ch. Counter 1 polarity is bit C1P, bit 0; counter 2 polarity is C2P, bit 1; the cascade control is CC, bit 2; and the read counter bit is RC bit 3.




Figure 6. Event Counter

Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via the device ID for the processor companion. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. However once the lock bit is set the values cannot be altered and the lock cannot be removed. Once locked the serial number registers can still be read by the system.

The serial number is located in registers 11h to 18h. The lock bit is SNL, register 0Bh bit 7. Setting the SNL bit to a 1 disables writes to the serial number registers, and the SNL bit cannot be cleared.

Real-Time Clock Operation

The real-time clock (RTC) is a timekeeping device that can be battery or capacitor backed for permanently-powered operation. It offers a software calibration feature that allows high accuracy.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, dayof-the-week, date, months, and years. A block diagram below illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h described below. Changing the R bit from 0 to 1 transfers timekeeping information from the core into holding registers that can be read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The registers are frozen and will not be updated again until the R bit is cleared to 0. R is used for reading the time.

Setting the W bit to 1 locks the user registers. Clearing it to 0 causes the values in the user registers to be loaded into the timekeeper core. W is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.

Backup Power

The real-time clock/calendar is intended for permanently powered operation. When the primary system power fails, the voltage on the VDD pin will drop. When VDD is less 2.5V the RTC (and event counters) will switch to the backup power supply on VBAK. The clock operates at extremely low current in order to maximize battery or capacitor life. However, an advantage of combining a clock function with FRAM memory is that data is not lost regardless of the backup power source.

Trickle Charger

To facilitate capacitor backup the VBAK pin can optionally provide a trickle charge current. When the VBC bit, register 0Bh bit 2, is set to 1 the VBAK pin will source approximately 4 μ A until VBAK reaches VDD or 3.75V whichever is less. In 3V systems, this charges the capacitor to VDD without an external diode and resistor charger. In 5V systems, it provides the same convenience and also prevents the user from exceeding the VBAK maximum voltage specification.

Note: systems using lithium batteries should clear the VBC bit to 0 to prevent battery charging. The VBAK circuitry includes an internal 1 K Ω series resistor as a safety element.




Figure 7. Real-Time Clock Core Block Diagram

Calibration

When the CAL bit in a register 00h is set to 1, the clock enters calibration mode. In calibration mode, the CAL/CO output pin is dedicated to the calibration function and the comparator output is temporarily unavailable. Calibration operates by applying a digital correction to the counter based on the frequency error. In this mode, the CAL/CO pin is driven with a 512 Hz (nominal) square wave. Any measured deviation from 512 Hz translates into a timekeeping error. The user converts the measured error in ppm and writes the appropriate correction value to the calibration register. The correction factors are listed in the table below. Positive ppm errors require a negative adjustment that removes

pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to 1, where as negative ppm adjustments have CALS = 0. After calibration, the clock will have a maximum error of ± 2.17 ppm or ± 0.09 minutes per month at the calibrated temperature.

The calibration setting is stored in FRAM so is not lost should the backup source fail. It is accessed with bits CAL.4-0 in register 01h. This value only can be written when the CAL bit is set to a 1. To exit the calibration mode, the user must clear the CAL bit to a 0. When the CAL bit is 0, the CAL/CO pin will revert to the comparator output function.

Calibration Adjustments

	Positive C	Calibration for slow	clocks: Calibrat	ion will achieve -	+/- 2.17 PPM after calibration
	Measured Fre	equency Range	Error Range (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	511.9989	0	2.17	000000
1	511.9989	511.9967	2.18	6.51	100001
2	511.9967	511.9944	6.52	10.85	100010
3	511.9944	511.9922	10.86	15.19	100011
4	511.9922	511.9900	15.20	19.53	100100
5	511.9900	511.9878	19.54	23.87	100101
6	511.9878	511.9856	23.88	28.21	100110
7	511.9856	511.9833	28.22	32.55	100111
8	511.9833	511.9811	32.56	36.89	101000
9	511.9811	511.9789	36.90	41.23	101001
10	511.9789	511.9767	41.24	45.57	101010
11	511.9767	511.9744	45.58	49.91	101011
12	511.9744	511.9722	49.92	54.25	101100
13	511.9722	511.9700	54.26	58.59	101101
14	511.9700	511.9678	58.60	62.93	101110
15	511.9678	511.9656	62.94	67.27	101111
16	511.9656	511.9633	67.28	71.61	110000
17	511.9633	511.9611	71.62	75.95	110001

RAMTRON

18	511.9611	511.9589	75.96	80.29	110010
19	511.9589	511.9567	80.30	84.63	110011
20	511.9567	511.9544	84.64	88.97	110100
21	511.9544	511.9522	88.98	93.31	110101
22	511.9522	511.9500	93.32	97.65	110110
23	511.9500	511.9478	97.66	101.99	110111
24	511.9478	511.9456	102.00	106.33	111000
25	511.9456	511.9433	106.34	110.67	111001
26	511.9433	511.9411	110.68	115.01	111010
27	511.9411	511.9389	115.02	119.35	111011
28	511.9389	511.9367	119.36	123.69	111100
29	511.9367	511.9344	123.70	128.03	111101
30	511.9344	511.9322	128.04	132.37	111110
31	511.9322	511.9300	132.38	136.71	111111

	Negative	Calibration for fast	clocks: Calibrati	on will achieve +	-/- 2.17 PPM after calibration
	Measured Fre	quency Range	Error Ran	ge (PPM)	
	Min	Max	Min	Max	Program Calibration Register to:
0	512.0000	512.0011	0	2.17	000000
1	512.0011	512.0033	2.18	6.51	000001
2	512.0033	512.0056	6.52	10.85	000010
3	512.0056	512.0078	10.86	15.19	000011
4	512.0078	512.0100	15.20	19.53	000100
5	512.0100	512.0122	19.54	23.87	000101
6	512.0122	512.0144	23.88	28.21	000110
7	512.0144	512.0167	28.22	32.55	000111
8	512.0167	512.0189	32.56	36.89	001000
9	512.0189	512.0211	36.90	41.23	001001
10	512.0211	512.0233	41.24	45.57	001010
11	512.0233	512.0256	45.58	49.91	001011
12	512.0256	512.0278	49.92	54.25	001100
13	512.0278	512.0300	54.26	58.59	001101
14	512.0300	512.0322	58.60	62.93	001110
15	512.0322	512.0344	62.94	67.27	001111
16	512.0344	512.0367	67.28	71.61	010000
17	512.0367	512.0389	71.62	75.95	010001
18	512.0389	512.0411	75.96	80.29	010010
19	512.0411	512.0433	80.30	84.63	010011
20	512.0433	512.0456	84.64	88.97	010100
21	512.0456	512.0478	88.98	93.31	010101
22	512.0478	512.0500	93.32	97.65	010110
23	512.0500	512.0522	97.66	101.99	010111
24	512.0522	512.0544	102.00	106.33	011000
25	512.0544	512.0567	106.34	110.67	011001
26	512.0567	512.0589	110.68	115.01	011010
27	512.0589	512.0611	115.02	119.35	011011
28	512.0611	512.0633	119.36	123.69	011100
29	512.0633	512.0656	123.70	128.03	011101
30	512.0656	512.0678	128.04	132.37	011110
31	512.0678	512.0700	132.38	136.71	011111

Register Map

The RTC and processor companion functions are accessed via 25 special function registers mapped to a separate 2wire device ID. The interface protocol is described below. The registers contain timekeeping data, control bits, or information flags. A description of each register follows the summary table below.

Register Map Summary Table

Battery-backed = Nonvolatile =

				Da	ata					
Address	D7	D6	D5	D4	D3	D2	D1	D0	Function	Range
18h			Seria	al Number E	Byte 7				Serial Number 7	FFh
17h			Seria	al Number E	Byte 6				Serial Number 6	FFh
16h			Seria	al Number E	Byte 5				Serial Number 5	FFh
15h				al Number E	,				Serial Number 4	FFh
14h				al Number E	,				Serial Number 3	FFh
13h			Seria	al Number E	Byte 2				Serial Number 2	FFh
12h				al Number E					Serial Number 1	FFh
11h				al Number E					Serial Number 0	FFh
10h				ounter 2 MS					Event Counter 2 MSB	FFh
0Fh				ounter 2 LS					Event Counter 2 LSB	FFh
0Eh				ounter 1 MS					Event Counter 1 MSB	FFh
0Dh			С	ounter 1 LS					Event Counter 1 LSB	FFh
0Ch					RC	CC	C2P	C1P	Event Count Control	
0Bh	SNL	-	-	WP1	WP0	VBC	VTP1	VTP0	Companion Control	
0Ah	WE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0	Watchdog Control	
09h	WTR	POR	LB	-	WR3	WR2	WR1	WR0	Watchdog Restart/Flag	S
08h		10 y	rears			ye	ars		Years	00-99
07h	0	0	0	10 mo		moi	nths		Month	1-12
06h	0	0	-	date		da	ate		Date	1-31
05h	0	0	0	0	0		day		Day	1-7
04h	0	0	10 h	ours		ho	urs		Hours	0-23
03h	0		10 minutes			min	utes		Minutes	0-59
02h	0		10 seconds				onds		Seconds	0-59
01h	/OSCEN	reserved	CALS	CAL4	CAL3	CAL2	CAL1	CAL0	CAL/Control	
00h	reserved	CF	reserved	reserved	reserved	CAL	W	R	RTC Control	

Register Description

Address Description

18h	Serial Nun	nber Byte 7						
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56
		of the serial num						
17h	Serial Nun	iber Byte 6			· · ·			
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48
		e serial number.						511.10
16h		nber Byte 5		,	5			
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.47	SN.46	SN.45	SN.44	SN.43	SN.42	SN.41	SN.40
		e serial number.						511.40
l5h		ber Byte 4	10000 11100 111	1111111111111		1.1.01/0		
	D7	D6	D5	D4	D3	D2	D1	D0
	SNI 20	SN.38	SN.37	SN 26	CN 25	SN 24	GNI 22	GNI 22
	SN.39 Byte 4 of the	e serial number.		SN.36	SN.35 ad-only when S	SN.34	SN.33	SN.32
l4h		iber Byte 3	iteda/ wille wi		id only when c		iutile.	
	D7	D6	D5	D4	D3	D2	D1	D0
					_			
	SN.31	SN.30 e serial number.	SN.29	SN.28	SN.27	SN.26	SN.25	SN.24
3h		ber Byte 2	Keau/wille wi	ieli SINL-0, ie	ad-only when a	SNL-1. NOIIVC	natife.	
.511	D7	Der Byte 2	D5	D4	D3	D2	D1	D0
	SN.23	SN.22	SN.21	SN.20	SN.19	SN.18	SN.17	SN.16
		e serial number.	Read/write wh	nen SNL=0, re	ad-only when S	SNL=1. Nonvo	latile.	
2 h		nber Byte 1	D5	D4	D2	D 2	D1	Dû
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8
	-	e serial number.	Read/write wh	nen SNL=0, re	ad-only when S	SNL=1. Nonvo	latile.	
l1h		nber Byte 0						
	D7	D6	D5	D4	D3	D2	D1	D0
	SN.7	SN.6	SN.5	SN.4	SN.3	SN.2	SN.1	SN.0
		erial number. R	ead/write when	n SNL=0, read	-only when SN	L=1. Nonvola	tile.	
l0h	Counter 2							
	D7	D6	D5	D4	D3	D2	D1	D0
	C2.15	C2.14	C2.13	C2.12	C2.11	C2.10	C2.9	C2.8
	Event Count	er 2 MSB. Incre			unter 2 LSB. E	Battery-backed	, read/write.	
)Fh	Counter 2	LSB						
	D7	D6	D5	D4	D3	D2	D1	D0
	C2.7	C2.6	C2.5	C2.4	C2.3	C2.2	C2.1	C2.0
	Event Count	er 2 LSB. Incre	ments on prog					
	when CC=1.	Battery-backed	l, read/write .	_		<u>^</u>		
)Eh	Counter 1	MSB						
	D7	D6	D5	D4	D3	D2	D1	D0
	C1.15	C1.14	C1.13	C1.12	C1.11	C1.10	C1.9	C1.8
		er 1 MSB. Incre						01.0
Dh	Counter 1						,	
	D7	D6	D5	D4	D3	D2	D1	D0
	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0

0Ch	Event Co	bunter Cont	roi							
	D7	D6	D5	D4	D	3	D2		D1	D0
	-	-	-	-	R	С	CC		C2P	C1P
RC				s a snapshot of t he RC bit will b				wing th	e system to	read the
CC				nt counters oper				g to the	e edge prog	rammed by
				l, the counters a						
				t 16-bits of the	counter a	and CIN	1 is the cor	ntrolling	g input. Bit	C2P has no
			ery-backed, rea							
C2P			es when $C2P =$	0, rising edges	when C2	2P = 1.	C2P has no	effect	when CC=	1. Battery-
CID	backed, re		La CID	0	1	1D 1	D	1 . 1	. 1/	
C1P 0Bh		<u> </u>	es when CTP =	0, rising edges	when C	IP = I.	Battery-bac	ckea, re	ad/write.	
UDII	D7	ion Control D6	D5	D4	D	3	D2		D1	D0
	<u> </u>	0	D3				02			D0
(1) II	SNL	-	-	WP1	W		VBC		VTP1	VTP0
SNL				kes registers 111		and SNI	_ read only.	. SNL c	cannot be cl	leared once se
WP1-0				onvolatile, read		noryar	ay Nonyo	latila r	and/write	
W1 1-0	write 110t	eet. These bits	s control the wi	ne protection o	i the mer	nory an	ay. Nonvol	latile, it	eau/witte.	
	· ·	Write protect	t addresses	WP1 WP0)					
	-	None		0 0	-					
			from 0000h)	0 1						
			from 0000h)							
		Full array	,	1 1						
VBC				1	A 4	charge	current to b	e supp	lied on VB.	AK. Clearing
	VBAK cha	arger control.	Setting VBC to	1 causes a 4 μ	A trickle	onuigo				
	VBC to 0	disables the ch	narge current. N	Nonvolatile, read	d/write.	-				-
VDC VTP1-0	VBC to 0	disables the ch	narge current. N		d/write.	-				-
	VBC to 0 VTP select	disables the ch t. These bits c	narge current. Nontrol the reset	Jonvolatile, read trip point for th	d/write.	-				-
	VBC to 0 VTP select	disables the ch t. These bits c VTP	narge current. N ontrol the reset VTP1	Nonvolatile, read trip point for th <u>VTP0</u>	d/write.	-				-
	VBC to 0	disables the ch t. These bits c VTP 2.6V	narge current. Nontrol the reset	Nonvolatile, read trip point for th <u>VTP0</u> 0	d/write.	-				-
	VBC to 0	disables the ch t. These bits c VTP 2.6V 2.9V	narge current. N ontrol the reset VTP1 0 0	Nonvolatile, read trip point for th <u>VTP0</u> 0 1	d/write.	-				-
	VBC to 0	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V	narge current. Nontrol the reset	Nonvolatile, read trip point for th <u>VTP0</u> 0 1 0	d/write.	-				-
	VBC to 0	disables the ch t. These bits c VTP 2.6V 2.9V	narge current. N ontrol the reset VTP1 0 0	Nonvolatile, read trip point for th <u>VTP0</u> 0 1	d/write.	-				-
	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V	narge current. N ontrol the reset VTP1 0 0	Nonvolatile, read trip point for th <u>VTP0</u> 0 1 0	d/write.	-				-
VTP1-0	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V	narge current. N ontrol the reset VTP1 0 0	Nonvolatile, read trip point for th <u>VTP0</u> 0 1 0	d/write.	DD rese				-
VTP1-0	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control	vreation of the reset of the re	Nonvolatile, read trip point for the VTPO 0 1 0 1 0 1 0	d/write. le low Vl	DD rese	t function.	Nonvol	latile, read/	write.
VTP1-0	VBC to 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6	VTP1 0 0 1 1 D5	Vonvolatile, read trip point for th VTP0 0 1 0 1 0 1 0 1 VTP0 0 1 0 1 WDT4	d/write. le low Vl	DD ress DD ress 3 DT3	t function.	Nonvo	latile, read/	write. D0 WDT0
VTP1-0	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When	VTP1 0 0 1 1 1 D5 • WE=1 the wa	Vonvolatile, read trip point for th VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	d/write. le low Vl D WE n cause t	DD reso DD reso 3 DT3 the /RS ⁷	t function. D2 WDT2 Γ signal to a	Nonvo	latile, read/ D1 WDT1 /e. When W	write. D0 WDT0 VE = 0 the
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. Wher but has no eff tting WE=1. T	Nontrol the reset	VORVOLATILE, read trip point for the VTPO 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	d/write. le low VI be low VI D WE n cause t is free-r neout into	DD reso DD reso 3 DT3 the /RS ⁷ unning, erval oc	t function. D2 WDT2 Γ signal to g users shou curs. Nonv	Nonvo go activ ld resta olatile,	D1 WDT1 ve. When W rt the timer read/write.	D0 WDT0 VE = 0 the using WR3-0
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. Wher but has no eff tting WE=1. T Timeout. Indi	Nontrol the reset	VORVOLATILE, read trip point for the VTPO 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	d/write. le low VI be low VI be low VI m cause t is free-r neout into timeout into	DD reso DD reso 3 0T3 the /RS' unning, erval oc nterval	D2 WDT2 Γ signal to g users shou curs. Nonv with 100 m	Nonvo go activ ld resta olatile, ns resolu	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. Wher but has no eff tting WE=1. T Timeout. Indi	Nontrol the reset	VORVOLATILE, read trip point for the VTPO 0 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1	d/write. le low VI be low VI be low VI m cause t is free-r neout into timeout into	DD reso DD reso 3 0T3 the /RS' unning, erval oc nterval	D2 WDT2 Γ signal to g users shou curs. Nonv with 100 m	Nonvo go activ ld resta olatile, ns resolu	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. D0 WDT0 VE = 0 the · using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When but has no eff tting WE=1. T Timeout. Indire loaded whe	Darge current. Nontrol the reset VTP1 0 0 1 1 0 1 0 1 1 - - n WE=1 the wa Cates the minimin the timer is reference of the tim	VORVOLATILE, read trip point for the VTPO 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	d/write. le low VI D WE n cause t is free-r neout inter timeout inter ti	DD rese DD rese 3 0T3 the /RS ⁷ unning, erval oc interval 010b pa	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ttern to WF	go activ ld resta olatile, is resolu 3-0. N	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. D0 WDT0 VE = 0 the · using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin	Description of the test of	VORVOLATILE, read trip point for the VTPO 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	d/write. le low VI be low VI b	DD rese DD rese 3 013 the /RS' unning, erval oc interval 010b pa VDT2	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ttern to WF WDT1 W	go activ go activ ld resta olatile, is resolu 3-0. N	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def	Description of the test of	VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	d/write. le low VI be low VI be low VI be low VI content of the	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ttern to WF WDT1 W 0	go activ ld resta olatile, is resolu 3-0. N DTO 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms	Description of the test of	Vorvolatile, read trip point for the VTP0 0 1 0 1 WDT4 tchdog timer ca ote as the timer num watchdog estarted by write WDT4 V 0 0 0 0 0 0 0 0 0 0 0 0 0 0	d/write. le low VI be low VI D WT n cause t is free-r heout into timeout i ing the 10 VDT3 V 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ttern to WF WDT1 W 0 0	go activ ld resta olatile, is resolu 3-0. N <u>DT0</u> 0 1	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the • using WR3-(watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Control D6 Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control	Description of the test of	VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	d/write. le low VI be low VI D WI n cause to is free-ri- neout into time out i ing the 10 VDT3 V 0 0 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0 0 0 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1	go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms	Description of the test of	Vorvolatile, read trip point for the VTP0 0 1 0 1 WDT4 tchdog timer ca ote as the timer num watchdog estarted by write WDT4 V 0 0 0 0 0 0 0 0 0 0 0 0 0 0	d/write. le low VI be low VI D WT n cause t is free-r heout into timeout i ing the 10 VDT3 V 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ttern to WF WDT1 W 0 0	go activ ld resta olatile, is resolu 3-0. N <u>DT0</u> 0 1	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Control D6 Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control	Description of the test of	VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	d/write. le low VI be low VI D WI n cause to is free-ri- neout into time out i ing the 10 VDT3 V 0 0 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0 0 0 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1	go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Control D6 Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control Control	Description of the test of	VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0	d/write. le low VI be low VI D WI n cause to is free-ri- neout into time out i ing the 10 VDT3 V 0 0 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0 0 0 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1	go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. write. WDT0 VE = 0 the using WR3-(watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 D6 C Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms 200 ms 300 ms	Description of the test of	Nonvolatile, read trip point for the VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 <td< td=""><td>d/write. le low VI be low VI be low VI be low VI be low VI construction constru</td><td>DD rese DD rese 3 DT3 the /RS⁷ unning, erval oc nterval 010b pa 010b pa VDT2 0 0 0 0 0</td><td>D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1 1 1</td><td>go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0 1</td><td>D1 WDT1 /e. When W rt the timer read/write. ution. New</td><td>Write. D0 WDT0 VE = 0 the · using WR3-(watchdog</td></td<>	d/write. le low VI be low VI be low VI be low VI be low VI construction constru	DD rese DD rese 3 DT3 the /RS ⁷ unning, erval oc nterval 010b pa 010b pa VDT2 0 0 0 0 0	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1 1 1	go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0 1	D1 WDT1 /e. When W rt the timer read/write. ution. New	Write. D0 WDT0 VE = 0 the · using WR3-(watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms 200 ms 300 ms	DTP1 0 0 0 1 1 D5 - n WE=1 the wa Sect on /RST. N his assures a fu icates the minin n the timer is re-	Nonvolatile, read trip point for the VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 WDT4 tchdog timer ca ote as the timer num watchdog estarted by write WDT4 0 0 0 0 1	d/write. le low VI D WT n cause t is free-r heout into timeout i ing the 10 VDT3 V 0 0 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa VDT2 0 0 0 0 0 0 1	bt function. D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1 1 0	yonvol go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0 1 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. D0 WDT0 VE = 0 the · using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec WTP selec Watchdog timer runs prior to set Watchdog timeouts a	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control g Control D6 - Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin (nvalid – def 100 ms 200 ms 300 ms : 2000 ms 2100 ms	DTP1 0 0 0 1 1 D5 - n WE=1 the wa Sect on /RST. N his assures a fu icates the minin n the timer is re-	Nonvolatile, read trip point for the VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 WDT4 tchdog timer ca ote as the timer num watchdog estarted by write WDT4 0 0 0 0 1 1	d/write. le low VI be low VI D WT n cause t is free-r neout into timeout i ing the 10 VDT3 V 0 0 0 0 0 0 0 0	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa 0 0 0 0 0 0 0 1 1	t function. D2 WDT2 F signal to g users shou curs. Nonv with 100 m tttern to WF WDT1 W 0 0 1 1 0 0 0	Nonvol Nonvol go activ ld resta olatile, is resolu 3-0. N DTO 0 1 0 1 0 1 0 1	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. D0 WDT0 VE = 0 the using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 D6 C Enable. When but has no eff ting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms 200 ms 300 ms 2000 ms 2100 ms 2200 ms	DTP1 0 0 0 1 1 D5 - n WE=1 the wa Sect on /RST. N his assures a fu icates the minin n the timer is re-	Nonvolatile, read trip point for the VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 WDT4 tchdog timer ca ote as the timer num watchdog estarted by write WDT4 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1	d/write. le low VI be low VI be low VI be low VI be low VI m cause t is free-r heout into timeout into tit timeout into timeout into tit timeo	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa 0 0 0 0 0 0 0 1 1	D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1 1 0 0 1 1	yonvol go activ ld resta olatile, as resolu 3-0. N DTO 0 1 0 1 0 1 0 1 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. D0 WDT0 VE = 0 the · using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 D6 C Enable. When but has no eff tting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms 200 ms 2000 ms 2100 ms 2200 ms 2200 ms	DTP1 0 0 0 1 1 D5 - n WE=1 the wa Sect on /RST. N his assures a fu icates the minin n the timer is re-	Nonvolatile, read trip point for the VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 WDT4 tchdog timer ca ote as the timer num watchdog estarted by write WDT4 0 0 0 0 1 1	d/write. le low VI D WT n cause t is free-r heout into timeout i ing the 10 VDT3 V 0 0 0 0 0 0 0 1	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa 0 0 0 0 0 0 0 0 1 1 1 1 1 1	t function. D2 WDT2 F signal to g users shou curs. Nonv with 100 m ittern to WF WDT1 W 0 0 1 1 0 0 1 0 0 1 0	Nonvol go activ ld resta olatile, as resolu 3-0. N DTO 0 1 0 1 0 1 0 1 0 1 0 1	D1 WDT1 /e. When W rt the timer read/write. ution. New	write. D0 WDT0 VE = 0 the · using WR3-0 watchdog
VTP1-0 0Ah WE	VBC to 0 0 VTP selec WTP selec Watchdog timer runs prior to set Watchdog timeouts a	disables the cl t. These bits c VTP 2.6V 2.9V 3.9V 4.4V g Control D6 D6 C Enable. When but has no eff ting WE=1. T Timeout. Indi re loaded whe Watchdog tin Invalid – def 100 ms 200 ms 300 ms 2000 ms 2100 ms 2200 ms	Nontrol the reset	Nonvolatile, read trip point for the VTP0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 WDT4 tchdog timer ca ote as the timer 11 watchdog tim num watchdog estarted by write WDT4 V 0 0 0 1 1 1 1 1 1 1 1 1	d/write. le low VI be low VI be low VI be low VI be low VI m cause t is free-r heout into timeout into tit timeout into timeout into tit timeo	DD rese DD rese 3 DT3 the /RS' unning, erval oc interval 010b pa 0 0 0 0 0 0 0 1 1	t function. D2 WDT2 F signal to g users shou curs. Nonv with 100 m ttern to WF WDT1 W 0 0 1 1 0 0 1 1	yonvol go activ ld resta olatile, as resolu 3-0. N DTO 0 1 0 1 0 1 0 1 0	D1 WDT1 /e. When W rt the timer read/write. ution. New	D0 WDT0 VE = 0 the using WR3-0 watchdog


09h	Watchdo	g Restart &	-			1		
	D7	D6	D5	D4	D3	D2	D1	D0
	WTR	POR	LB	-	WR3	WR2	WR1	WR0
WTR			When the /RST					
	be cleared	by the user. N	ote that both W	TR and POR co	ould be set if bo	oth reset source	s have occurred	l since the
			user. Read/wri					
POR			e /RST signal i					
			th WTR and PC	OR could be set	if both reset so	urces have occu	urred since the	flags were
		the user. Read						
LB			up when the VE					ate the RTC
			it will be set to					
WR3-0			ng a pattern 10					
	not affect t	his operation.	Writing any pa	ttern other than	1010b to WR.	3-0 has no effect	et. This allows	users to set
001			flags without a	flecting the wat	chaog timer. w	rite-only.		
08h		ping – Years		D 4	DA		D 1	Dû
	D7	D6	D5	D4	D3	D2	D1	D0
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0
	Contains th	ne lower two E	BCD digits of th	e year. Lower i	nibble contains	the value for ye	ears; upper nibb	ole contains
	the value for	or 10s of years	s. Each nibble o	perates from 0	to 9. The range	for the register	is 0-99. Batter	y-backed,
	read/write.							
07h	Timekeej	ping – Mont	hs					
	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0
	-		for the month.					
			the upper digit					
				·····		0	0	5
		ad/write.						
06h	backed, rea		of the month					
06h	backed, rea	ping – Date	of the month	D4	D3	D2	D1	D0
06h	backed, rea Timekeej D7	ping – Date (D6	D5	D4	D3	D2	D1	D0
06h	backed, rea Timekeej D7 0	Ding – Date o D6 0	D5 10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0
06h	backed, rea Timekeej D7 0 Contains th	Ding – Date D6 0 ne BCD digits	D5 10 date.1 for the date of t	10 date.0 the month. Low	Date.3 ver nibble conta	Date.2 ins the lower d	Date.1 igit and operate	Date.0 es from 0 to
06h	backed, rea Timekeeg D7 0 Contains th upper nibb	Ding – Date D6 0 ne BCD digits	D5 10 date.1	10 date.0 the month. Low	Date.3 ver nibble conta	Date.2 ins the lower d	Date.1 igit and operate	Date.0 es from 0 to
	backed, rea Timekeeg D7 0 Contains th upper nibb read/write.	Ding – Date D6 0 ne BCD digits le contains the	D5 10 date.1 for the date of t e upper digit and	10 date.0 the month. Low	Date.3 ver nibble conta	Date.2 ins the lower d	Date.1 igit and operate	Date.0 es from 0 to
	backed, rea Timekeep D7 0 Contains th upper nibb read/write. Timekeep	ping – Date o D6 0 ne BCD digits le contains the ping – Day o	D5 10 date 1 for the date of t e upper digit and f the week	10 date.0 the month. Low d operates from	Date.3 ver nibble conta 0 to 3. The ran	Date.2 ins the lower d ge for the regis	Date.1 igit and operate ter is 1-31. Bat	Date.0 es from 0 to tery-backed
	backed, rea Timekeeg D7 0 Contains th upper nibb read/write.	Ding – Date D6 0 ne BCD digits le contains the	D5 10 date.1 for the date of t e upper digit and	10 date.0 the month. Low	Date.3 ver nibble conta	Date.2 ins the lower d	Date.1 igit and operate	Date.0 es from 0 to
	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7	Ding – Date of D6 0 ne BCD digits le contains the Ding – Day of D6	D5 10 date.1 for the date of t e upper digit and f the week D5	10 date.0 the month. Low d operates from D4	Date.3 ver nibble conta 0 to 3. The ran D3	Date.2 ins the lower d ge for the regis	Date.1 igit and operate ter is 1-31. Bat D1	Date.0 es from 0 to tery-backed D0
	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0	Ding – Date of D6 0 ne BCD digits le contains the Ding – Day of D6 0	D5 10 date.1 for the date of t e upper digit and f the week D5 0	10 date.0 the month. Low d operates from D4 0	Date.3 ver nibble conta 0 to 3. The ran D3 0	Date.2 ins the lower d ge for the regis D2 Day.2	Date.1 igit and operate ter is 1-31. Bat D1 Day.1	Date.0 es from 0 to tery-backed D0 Day.0
	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibb	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corre	10 date.0 the month. Low d operates from D4 0 lates to day of t	Date.3 rer nibble conta 0 to 3. The ran D3 0 the week. Day of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 ss from 0 to tery-backed D0 Day.0 nat counts
06h 05h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns to	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correction 1. The user m	10 date.0 the month. Low d operates from D4 0 lates to day of t	Date.3 rer nibble conta 0 to 3. The ran D3 0 the week. Day of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 ss from 0 to tery-backed D0 Day.0 nat counts
05h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns to ry-backed, rea	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write.	10 date.0 the month. Low d operates from D4 0 lates to day of t	Date.3 rer nibble conta 0 to 3. The ran D3 0 the week. Day of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 ss from 0 to tery-backed D0 Day.0 nat counts
05h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibl from 1 to 7 date. Batte Timekeeg	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 7 then returns to ry-backed, reaping – Hours	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that corre o 1. The user m d/write. S	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea	Date.3 rer nibble conta 0 to 3. The ran D3 0 the week. Day on ning to the day	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra	Date.0 s from 0 to tery-backed D0 Day.0 nat counts ated with the
05h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns to ry-backed, rea	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write.	10 date.0 the month. Low d operates from D4 0 lates to day of to sust assign mea D4	Date.3 rer nibble conta 0 to 3. The ran D3 0 the week. Day of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th	Date.0 ss from 0 to tery-backed D0 Day.0 nat counts
	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibb from 1 to 7 date. Batte Timekeeg D7 0 0 D7 0 0 Lower nibb from 1 to 7 date. Batte D7 0	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correction 1. The user m d/write. s D5 10 hours.1	10 date.0 the month. Low d operates from D4 0 lates to day of t sust assign mea D4 10 hours.0	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1	Date.0 s from 0 to tery-backed D0 Day.0 nat counts nted with the D0 Hours.0
05h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibb from 1 to 7 date. Batte Timekeeg D7 0 Contains th	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correction of the user m d/write. s D5 10 hours.1 of hours in 24-1	10 date.0 the month. Low d operates from D4 0 lates to day of t sust assign mea D4 10 hours.0 hour format. Lo	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 s from 0 to tery-backed D0 Day.0 hat counts ted with the D0 Hours.0 tes from 0 t
05h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte Timekeeg D7 0 Contains th 9; upper ni	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correction 1. The user m d/write. s D5 10 hours.1 of hours in 24-1) contains the up	10 date.0 the month. Low d operates from D4 0 lates to day of t sust assign mea D4 10 hours.0 hour format. Lo	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 s from 0 to tery-backed D0 Day.0 hat counts ted with the D0 Hours.0 tes from 0 t
05h 04h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte Timekeeg D7 0 Contains th 9; upper ni Battery-bat	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns to ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/writed)	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correction of 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te.	10 date.0 the month. Low d operates from D4 0 lates to day of t sust assign mea D4 10 hours.0 hour format. Lo	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 s from 0 to tery-backed D0 Day.0 hat counts ted with the D0 Hours.0 tes from 0 t
05h 04h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte Timekeeg D7 0 Contains th 9; upper ni Battery-bat	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correctly of 1. The user method d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 s from 0 to tery-backed D0 Day.0 hat counts ted with the D0 Hours.0 tes from 0 t
05h 04h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte Timekeeg D7 0 Contains th 9; upper ni Battery-bat	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns to ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/writed)	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te.	10 date.0 the month. Low d operates from D4 0 lates to day of t sust assign mea D4 10 hours.0 hour format. Lo	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera	Date.0 s from 0 to tery-backed D0 Day.0 hat counts ted with the D0 Hours.0 tes from 0 t
05h 04h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibh from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-baa Timekeej D7	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, read ping – Hours D6 0 ne BCD value bble (two bits cked, read/writ ping – Minu D6	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. D5	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c	Date.3 rer nibble conta 0 to 3. The ran 0 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1	Date.0 s from 0 to tery-backed D0 Day.0 nat counts nat counts nat counts ted with the D0 Hours.0 tes from 0 t r is 0-23. D0
05h 04h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibl from 1 to 7 date. Batte Timekeeg D7 0 Contains th 9; upper ni Battery-bac Timekeeg D7 0 Contains th 9; upper ni Battery-bac	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0	Date.3 rer nibble conta 0 to 3. The ran 0 D3 0 the week. Day of ning to the day D3 Hours.3 over nibble con operates from 0 D3 Min.3	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera e for the register D1 Min.1	Date.0 s from 0 to tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 D0 Day.0 tery-backed D0 D0 Day.0 tery-backed D0 D0 Day.0 tery-backed D0 D0 D0 D0 D0 D0 D0 D0 D0 D0
05h 04h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 ne BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. s D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1 of minutes. Low	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 digit and operat	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera of the register D1 Min.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 ter counts ted with the D0 Hours.0 tes from 0 t r is 0-23. D0 Min.0 upper nibbl
05h 04h	backed, rea Timekeeg D7 0 Contains th upper nibb read/write. Timekeeg D7 0 Lower nibh from 1 to 7 date. Batte Timekeeg D7 0 Contains th 9; upper ni Battery-baa Timekeeg D7 0 Contains th contains th	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 ne BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 digit and operat	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera of the register D1 Min.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 nat counts ted with the D0 Hours.0 tes from 0 t r is 0-23. D0 Min.0 upper nibbl
05h 04h 03h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-baa Timekeej D7 0 Contains th read/write.	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 ne BCD value e upper minut	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user me d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1 of minutes. Low es digit and ope	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 digit and operat	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera of the register D1 Min.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 nat counts ted with the D0 Hours.0 tes from 0 t r is 0-23. D0 Min.0 upper nibbl
05h 04h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7 0 Contains th read/write. Timekeeg	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns to ry-backed, read ping – Hours D6 0 ne BCD value bble (two bits cked, read/writ ping – Minu D6 10 min.2 ne BCD value e upper minut	D5 10 date.1 for the date of the upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1 of minutes. Low es digit and ope	10 date.0 the month. Low 10 operates from D4 0 lates to day of to nust assign mea D4 10 hours.0 hour format. Lo pper digit and co D4 10 min.0 wer nibble conterates from 0 to	Date.3 rer nibble conta 0 to 3. The ran 0 0 he week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of 5. The range for	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 digit and operat or the register is	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1 es from 0 to 9; 5 0-59. Battery-	Date.0 s from 0 to tery-backed D0 Day.0 at counts ted with the D0 Hours.0 tes from 0 t r is 0-23. D0 Min.0 upper nibbl backed,
05h 04h 03h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-baa Timekeej D7 0 Contains th read/write.	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 ne BCD value e upper minut	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user med/write. S D5 10 hours.1 of hours in 24-1) contains the upper te. D5 10 min.1 of minutes. Low es digit and oper ds D5	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 digit and operat	Date.1 igit and operate ter is 1-31. Bat D1 Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera of the register D1 Min.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 nat counts ted with the D0 Hours.0 tes from 0 t r is 0-23. D0 Min.0 upper nibbl
05h 04h 03h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Contains th	ping – Date of D6 0 ne BCD digits le contains the ping – Day of D6 0 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 ne BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 ne BCD value e upper minut ping – Secon D6 10 sec.2	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user med/write. S D5 10 hours.1 of hours in 24-1) contains the upper te. tes D5 10 min.1 of minutes. Low es digit and oper ds D5 10 sec.1	10 date.0 the month. Low d operates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont trates from 0 to D4 10 sec.0	Date.3 ver nibble conta 0 to 3. The ran 0 D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of 5. The range for D3 Seconds.3	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 digit and operat or the register is D2 Seconds.2	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1 es from 0 to 9; 5 0-59. Battery- D1 Seconds.1	Date.0 s from 0 to tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibbl backed, D0 Seconds.
05h 04h 03h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7	ping – Date of D6 0 e BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 e BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 re BCD value e upper minut ping – Secon D6 10 sec.2 me BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1 of minutes. Love es digit and ope ds D5 10 sec.1 of seconds. Love	10 date.0 the month. Low 10 perates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont rrates from 0 to D4 10 sec.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran 0 D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of 5. The range for D3 Seconds.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operat or the register is D2 Seconds.2 ligit and operat	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1 es from 0 to 9; s 0-59. Battery- D1 Seconds.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibbl backed, D0 Seconds. upper nibbl
05h 04h 03h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7	ping – Date of D6 0 e BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 e BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 re BCD value e upper minut ping – Secon D6 10 sec.2 me BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user med/write. S D5 10 hours.1 of hours in 24-1) contains the upper te. tes D5 10 min.1 of minutes. Low es digit and oper ds D5 10 sec.1	10 date.0 the month. Low 10 perates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont rrates from 0 to D4 10 sec.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran 0 D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of 5. The range for D3 Seconds.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operat or the register is D2 Seconds.2 ligit and operat	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1 es from 0 to 9; s 0-59. Battery- D1 Seconds.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 tery-backed D0 Day.0 tery-backed D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibbl backed, D0 Seconds. upper nibbl
)5h)4h)3h	backed, rea Timekeej D7 0 Contains th upper nibb read/write. Timekeej D7 0 Lower nibl from 1 to 7 date. Batte Timekeej D7 0 Contains th 9; upper ni Battery-bac Timekeej D7 0 Contains th read/write. Timekeej D7 0 Contains th read/write. Timekeej D7	ping – Date of D6 0 e BCD digits le contains the ping – Day of D6 0 ble contains a 7 then returns t ry-backed, rea ping – Hours D6 0 e BCD value bble (two bits cked, read/wri ping – Minu D6 10 min.2 re BCD value e upper minut ping – Secon D6 10 sec.2 me BCD value	D5 10 date.1 for the date of te upper digit and f the week D5 0 value that correct to 1. The user m d/write. S D5 10 hours.1 of hours in 24-1) contains the up te. tes D5 10 min.1 of minutes. Love es digit and ope ds D5 10 sec.1 of seconds. Love	10 date.0 the month. Low 10 perates from D4 0 lates to day of t nust assign mea D4 10 hours.0 hour format. Lo pper digit and c D4 10 min.0 wer nibble cont rrates from 0 to D4 10 sec.0 wer nibble cont	Date.3 ver nibble conta 0 to 3. The ran 0 D3 0 the week. Day of ning to the day D3 Hours.3 wer nibble con perates from 0 D3 Min.3 ains the lower of 5. The range for D3 Seconds.3 ains the lower of	Date.2 ins the lower d ge for the regis D2 Day.2 of the week is a value, as the da D2 Hours2 tains the lower to 2. The range D2 Min.2 ligit and operat or the register is D2 Seconds.2 ligit and operat	Date.1 igit and operate ter is 1-31. Bat Day.1 ring counter th ay is not integra D1 Hours.1 digit and opera for the register D1 Min.1 es from 0 to 9; s 0-59. Battery- D1 Seconds.1 es from 0 to 9;	Date.0 s from 0 to tery-backed D0 Day.0 Day.0 nat counts ted with the D0 Hours.0 tes from 0 to r is 0-23. D0 Min.0 upper nibbl backed, D0 Seconds. upper nibbl

01h	CAL/Cont	trol						
	D7	D6	D5	D4	D3	D2	D1	D0
	OSCEN	Reserved	CALS	CAL.4	CAL.3	CAL.2	CAL.1	CAL.0
/OSCEN				oscillator is l				
		r can save b ked, read/wr		during storage	e. On a power	-up without	battery, this b	oit is set to 1.
Reserved			e. Should ren					
CALS							dition to or as	a subtraction
G 1 1 1 0				plained below				
CAL.4-0			ne calibration	of the clock.	Nonvolatile,	read/write.		
00h	Flags/Con		D5	D4	D1	D1	D1	De
	D7	D6	D5	D4	D3	D2	D1	D0
	Reserved	CF	Reserved	Reserved	Reserved	CAL	W	R
CF	00. This ind record the n	icates a new ew century i	century, such	n as going fro s needed. Thi	m 1999 to 20	00 or 2099 to	2100. The u	vs from 99 to ser should ter is read. It is
CAL	Calibration	Calibration Mode. When set to 1, the clock enters calibration mode. When CAL is set to 0, the clock operates normally, and the CAL/CO pin is controlled by the comparator. Read/write.					, the clock	
W	Write Time write them	Setting the with updated	W bit to 1 fre values. Setti	ezes updates ng the W bit t rs. Read/write	of the user tin to 0 causes th	nekeeping re	gisters. The u	
R	registers. The The R bit go	Read Time. Setting the R bit to 1 copies a static image of the timekeeping core and place it into the user registers. The user can then read them without concerns over changing values causing system errors. The R bit going from 0 to 1 causes the timekeeping capture, so the bit must be returned to 0 prior to reading again. Read/write.						
Reserved			e. Should ren	nain set to 0.				

Two-wire Interface

The FM31xxx employs an industry standard twowire bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears to the system software to be two separate products. One is a memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is a real-time clock and processor companion which have a unique Slave Address (Slave ID = 1101b). By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM31xxx is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. The figure below illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the Electrical Specifications section.



RAMTRON

Start Condition

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM31xxx for a new operation.

If the power supply drops below the specified VTP during operation, any 2-wire transaction in progress will be aborted and the system must issue a Start condition prior to performing another operation.

Stop Condition

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change while SCL is high.

Acknowledge

The Acknowledge (ACK) takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter must release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge (NACK) and the operation is aborted.

The receiver might NACK for two distinct reasons. First is that a byte transfer fails. In this case, the NACK ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.


Second and most common, the receiver does not send an ACK to deliberately terminate an operation. For example, during a read operation, the FM31xxx will continue to place data onto the bus as long as the receiver sends ACKs (and clocks). When a read operation is complete and no more data is needed, the receiver must NACK the last byte. If the receiver ACKs the last byte, this will cause the FM31xxx to attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.

Slave Address

The first byte that the FM31xxx expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction is a read or a write.

The FM31xxx has two Slave Addresses (Slave IDs) associated with two logical devices. To access the memory device, bits 7-4 should be set to 1010b. The other logical device within the FM31xxx is the real-time clock and companion. To access this device, bits 7-4 of the slave address should be set to 1101b. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

The Device Select bits allow multiple devices of the same type to reside on the 2-wire bus. The device select bits (bits 2-1) select one of four parts on a two-wire bus. They must match the corresponding value on the external address pins in order to select the device. Bit 0 is the read/write bit. A "1" indicates a read operation, and a "0" indicates a write operation.



Addressing Overview – Memory

After the FM31xxx acknowledges the Slave Address, the master can place the memory address on the bus for a write operation. The address requires two bytes. This is true for all members of the family. Therefore the 4Kb and 16Kb configurations will be addressed differently from stand alone serial memories but the entire family will be upwardly compatible with no software changes.

The first is the MSB (upper byte). For a given density unused address bits are don't cares, but should be set to 0 to maintain upward compatibility.

Following the MSB is the LSB (lower byte) which contains the remaining eight address bits. The address is latched internally. Each access causes the latched address to be incremented automatically. The current address is the value that is held in the latch, either a newly written value or the address following the last access. The current address will be held as long as VDD > VTP or until a new value is written. Accesses to the clock do not affect the current memory address. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the Acknowledge, the FM31xxx increments the internal address. This allows the next sequential byte to be accessed with no additional addressing externally. After the last address is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Addressing Overview – RTC & Companion

The RTC and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 18h correspond to special function registers. Attempting to load addresses larger than 18h is an illegal condition; the FM31xxx will return a NACK and abort the 2-wire transaction.

Data Transfer

After the address information has been transmitted, data transfer between the bus master and the FM31xxx begins. For a read, the FM31xxx will place 8 data bits on the bus then wait for an ACK from the master. If the ACK occurs, the FM31xxx will transfer the next byte. If the ACK is not sent, the FM31xxx will end the read operation. For a write operation, the FM31xxx will accept 8 data bits from the master then send an Acknowledge. All data transfer occurs MSB (most significant bit) first.

Memory Write Operation

All memory writes begin with a Slave Address, then a memory address. The bus master indicates a write operation by setting the slave address LSB to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an Acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap to 0000h. Internally, the actual memory write occurs after the 8th data bit is transferred. It will be complete before the Acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using a Start or Stop condition prior to the 8th data bit. The figures below illustrate a single- and multiple-writes to memory.




Figure 11. Single Byte Memory Write




Figure 12. Multiple Byte Memory Write

Memory Read Operation

There are two types of memory read operations. They are current address read and selective address read. In a current address read, the FM31xxx uses the internal address latch to supply the address. In a selective read, the user performs a procedure to first set the address to a specific value.

Current Address & Sequential Read

As mentioned above the FM31xxx uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM31xxx will begin shifting data out from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Each time the bus master acknowledges a byte, this indicates that the FM31xxx should read out the next sequential byte.

There are four ways to terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM31xxx attempts to read out additional data onto the bus. The four valid methods follow.

- 1. The bus master issues a NACK in the 9th clock cycle and a Stop in the 10th clock cycle. This is illustrated in the diagrams below and is preferred.
- 2. The bus master issues a NACK in the 9th clock cycle and a Start in the 10th.
- 3. The bus master issues a Stop in the 9th clock cycle.
- 4. The bus master issues a Start in the 9th clock cycle.

If the internal address reaches the top of memory, it will wrap around to 0000h on the next read cycle.

The figures below show the proper operation for current address reads.

Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM31xxx acknowledges the address, the bus master issues a Start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1. The operation is now a read from the current address. Read operations are illustrated below.

RTC/Companion Write Operation

All RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two. Figure 16 illustrates a single byte write to this device.

RTC/Companion Read Operation

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus master supplies a Slave Address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM31xxx will begin shifting data out from the current register address on the next clock. Auto-increment operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM31xxx contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.




Figure 13. Current Address Memory Read




Figure 14. Sequential Memory Read




Figure 15. Selective (Random) Memory Read




Figure 16. Byte Register Write * 0 padding the address is not required but is suggested to preserve compatibility with future devices.

Electrical Specifications

Absolute Maximum Ratings

Symbol	Description	Ratings
V _{DD}	Power Supply Voltage with respect to V _{SS}	-1.0V to +7.0V
V _{IN}	Voltage on any signal pin with respect to V _{SS}	-1.0V to +7.0V and
		$V_{IN} \le V_{DD}$ +1.0V except SCL, SDA
V _{BAK}	Backup Supply Voltage	-1.0V to +4.5V
T _{STG}	Storage Temperature	-55°C to + 125°C
T _{LEAD}	Lead Temperature (Soldering, 10 seconds)	300° C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ($T_A = -40^\circ \text{ C to} + 85^\circ \text{ C}, V_{DD}$	$_{0} = 2.7$ V to 5.5V unless otherwise specified)
--	--

Symbol	Parameter	Min	Тур	Max	Units	Notes
V _{DD}	Main Power Supply	2.7		5.5	V	8
I _{DD}	V _{DD} Supply Current					1
	(a) $SCL = 100 \text{ kHz}$			500	μA	
	@ SCL = 400 kHz			900	μA	
	@ SCL = 1 MHz			1500	μA	
I _{SB}	Standby Current			150	μA	2
V _{BAK}	RTC Backup Supply Voltage	2.0	3.0	3.75	V	10
I _{BAK}	RTC Backup Supply Current			1	μΑ	5
I _{BAKTC}	Trickle Charge Current	4.0		8.0	μA	11
V _{TPT}	Tolerance on V _{DD} trip point voltage	-50	-	+50	mV	6
V _{RST}	V_{DD} for valid /RST @ I_{OL} = 80 μ A at V_{OL}					7
	$V_{BAK} > V_{BAK} min$	0			V	
	$V_{BAK} < V_{BAK}$ min	1.6			V	
I _{LI}	Input Leakage Current			1	μΑ	3
I _{LO}	Output Leakage Current			1	μΑ	3
V _{IL}	Input Low Voltage					
	All inputs except as listed	-0.3		$0.3 V_{DD}$	V	9
	CIN1-2 battery backed ($V_{DD} < 2.5V$)	-0.3		0.5	V	
	CIN1-2 ($V_{DD} > 2.5V$)	-0.3		0.8	V	
V_{IH}	Input High Voltage					
	All inputs except as listed	$0.7 V_{DD}$		$V_{DD} + 0.5$	V	
	CI (comparator input)	-		$V_{BAK} + 0.5$	V	
	CIN1-2 battery backed ($V_{DD} < 2.5V$)	$V_{BAK} - 0.5$		$V_{BAK} + 0.5$	V	
	$CIN1-2 V_{DD} > 2.5V$	2.8		$V_{DD} + 0.5$		
V _{OL}	Output Low Voltage ($I_{OL} = 3 \text{ mA}$)			0.4	V	
V _{OH}	Output High Voltage ($I_{OH} = -2 \text{ mA}$)	2.4			V	
R _{RST}	Pull-up resistance for /RST inactive	50		400	KΩ	
R _{IN}	Input Resistance					
	A1-A0 for $V_{IN} = V_{IL}$ max	20			KΩ	
	A1-A0 for $V_{IN} = V_{IH}$ min	1			MΩ	
	CI input	1			MΩ	
V _{HYS}	Comparator Input (CI) Hysteresis	100		400	mV	4

Notes

1. SCL toggling between $V_{\text{DD}}\text{-}0.3V$ and $V_{\text{SS}}\text{, other inputs }V_{\text{SS}}\text{ or }V_{\text{DD}}\text{-}0.3V$

2. All inputs at V_{SS} or V_{DD} , static. Stop command issued.

3. V_{IN} or $V_{OUT} = V_{SS}$ to V_{DD} . Does not apply to pins with internal pull down resistors or to CI.

4. This parameter is characterized but not tested.

- 5. $V_{BAK} = 3.0V$, $V_{DD} < 2.4V$, oscillator running, CIN1-2 at V_{BAK} .
- 6. /RST is asserted active when $V_{DD} < V_{TP}$.
- 7. The minimum V_{DD} to guarantee the level of /RST remains a valid V_{OL} level.
- 8. Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- 9. Includes /RST input detection of external reset condition to trigger driving of /RST signal by FM31xxx.
- 10. The VBAK trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.
- 11. VBAK will source current when the VBC bit = 1, $V_{DD} > V_{BAK}$, and $V_{BAK} < V_{BAK}$ max.

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
f _{SCL}	SCL Clock Frequency	0	100	0	400	0	1000	kHz	
t _{LOW}	Clock Low Period	4.7		1.3		0.6		μs	
t _{HIGH}	Clock High Period	4.0		0.6		0.4		μs	
t _{AA}	SCL Low to SDA Data Out Valid		3		0.9		0.55	μs	
t _{BUF}	Bus Free Before New Transmission	4.7		1.3		0.5		μs	
t _{HD:STA}	Start Condition Hold Time	4.0		0.6		0.25		μs	
t _{SU:STA}	Start Condition Setup for Repeated	4.7		0.6		0.25		μs	
	Start							-	
t _{HD:DAT}	Data In Hold Time	0		0		0		ns	
t _{SU:DAT}	Data In Setup Time	250		100		100		ns	
t _R	Input Rise Time		1000		300		300	ns	1
t _F	Input Fall Time		300		300		100	ns	1
t _{SU:STO}	Stop Condition Setup Time	4.0		0.6		0.25		μs	
t _{DH}	Data Output Hold (from SCL @ VIL)	0		0		0		ns	
t _{SP}	Noise Suppression Time Constant on SCL, SDA		50		50		50	ns	

All SCL specifications as well as start and stop conditions apply to both read and write operations.

Supervisor Timing ($T_A = -40^\circ \text{ C}$ to $+85^\circ \text{ C}$, $V_{DD} = 2.7 \text{ V}$ to 5.5 V)

Symbol	Parameter	Min	Max	Units	Notes
t _{RPU}	Reset active after $V_{DD} > V_{TP}$	100	200	ms	
t _{RNR}	$V_{DD} < V_{TP}$ noise immunity	10	25	μs	1
t _{VF}	Fall time of VDD from V _{TP} to 0V	100		μs	1,2
t _{VR}	Rise time of VDD from 0V to VTP	100		μs	1,2
t _{WDP}	Pulse Width of /RST for Watchdog Reset	100	200	ms	
t _{WDOG}	Timeout of Watchdog	t _{DOG}	2*t _{DOG}	ms	3
f _{CIN}	Frequency of Event Counters	0	10	MHz	

Data Retention ($T_A = -40^\circ \text{ C}$ to $+85^\circ \text{ C}$, $V_{DD} = 2.7 \text{ V}$ to 5.5 V)

Parameter	Min	Units	Notes
Data Retention	10	Years	

Capacitance ($T_A = 25^{\circ} \text{ C}$, f=1.0 MHz, $V_{DD} = 3.0 \text{ V}$)

Symbol	Parameter	Max	Units	Notes
C _{IO}	Input/output capacitance	8	pF	1
C _{XTAL}	X1, X2 Crystal pin capacitance	12	pF	1,4

Notes

1 This parameter is characterized but not tested.

2 Slew rate for proper transition between the battery-backed and normal operation.

3 t_{DOG} is the programmed time in register 0Ah, $V_{DD} > V_{TP}$ and t_{RPU} satisfied.

4 The crystal attached to the X1/X2 pins must be rated as 6pF.


AC Test Conditions


Input Pulse Levels	0.1 V_{DD} to 0.9 V_{DD}
Input rise and fall times	10 ns
Input and output timing levels	$0.5 V_{DD}$

Diagram Notes


All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.

Read Bus Timing







Write Bus Timing



/RST Timing



14-pin SOIC (JEDEC Standard MS-012 variation AA)



Controlling dimensions in millimeters. Conversions to inches are not exact.

Symbol	Dim	Min	Nom.	Max
А	mm	1.35		1.75
	in.	0.053		0.069
A1	mm	0.10		0.25
	in.	0.004		0.010
В	mm	0.33		0.51
	in.	0.013		0.020
D	mm	8.53		8.74
	in.	0.336		0.344
Е	mm	5.80		6.20
	in.	0.147		0.153
e	mm		1.27 BSC	
	in.		0.050 BSC	
Н	mm	5.80		6.20
	in.	0.228		0.244
L	mm	0.51		0.76
	in.	0.02		0.030
α		0°		8°

Revision History

Revision	Date	Summary
0.1	4/29/03	Initial release.