

# FAN8403D3

## 3-Phase BLDC Motor Driver with PLL

### Features

- 3-Phase BLDC motor drive IC with speed control
- Phase Locked Loop (PLL) speed control
- Built-in phase locked detector output
- External clock for control of motor speed
- Built-in FG amplifier and FG schmidt comparator
- Built-in integrating amplifier with phase error
- Auto Gain Control (AGC) circuit for compensation hall amplifier
- Built-in protection circuits (over-current limit, under-voltage limit, thermal shut down)

### Description

The FAN8403D3 is a monolithic integrated circuit. It is suitable for polygon mirror motor of laser beam printer (LBP).

28-SSOPH-375SG2




### Typical application

- Polygon mirror motor for laser beam printer
- Polygon mirror motor for facsimile
- Polygon mirror motor for duplicator
- Polygon mirror motor for multi-function printer
- General 3 phase BLDC motor

### Ordering Information

Device	Package	Operating Temp.
FAN8403D3	28-SSOPH-375SG2	-20°C ~ +80°C
FAN8403D3TF	28-SSOPH-375SG2	-20°C ~ +80°C


## Pin Assignments



## Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	AGC	AGC Amplifier Frequency Characteristics Correction
2	FGIN-	FG Amplifier Inverting Input
3	FGS	FG Pulse Output
4	FGOUT	FG Amplifier Output (Open collect)
5	S/S	Stop And Start
6	NC	-
7	SGND	Signal Ground
8	LD	Phase Locked Loop Detector Output (Open Collect)
9	ECLK	External Clock
10	PD	Phase Locked Loop Detector Output
11	EI	Error Amplifier Inverting Input
12	EO	Error Amplifier Output
13	FC	Control Amplifier Frequency Correction
14	VREG	Regulator Voltage Stabilization Output
15	SVCC	Signal VCC
16	PVCC	Power VCC
17	PGND	Power Ground
18	RF	Output Current Detection
19	NC	-
20	U	U Output
21	V	V Output
22	W	W Output
23	HV+	V Hall Amplifier Non Inverting Input
24	HV-	V Hall Amplifier Inverting Input
25	HU+	U Hall Amplifier Non Inverting Input
26	HU-	U Hall Amplifier Inverting Input
27	HW+	W Hall Amplifier Non Inverting Input
28	HW-	W Hall Amplifier Inverting Input

## Internal Block Diagram



## Absolute Maximum Ratings ( $T_a = 25^{\circ}\text{C}$ )

Parameter	Symbol	Value	Unit	Remark
Maximum Supply Voltage	VCCMAX	30	V	-
Maximum Output Current	IOMAX	1.0	A	-
Maximum Power Dissipation <sup>note1</sup>	PDMAX	3.0 <sup>note2</sup>	W	-
		5.25 <sup>note3</sup>		
Thermal Resistance <sup>note1</sup>	$\Theta_{JA}$	41.57 <sup>note2</sup>	$^{\circ}\text{C}/\text{W}$	-
		23.81 <sup>note3</sup>		
Operating Temperature	TOPR	-20 ~ +80	$^{\circ}\text{C}$	-
Storage Temperature	TSTG	-50 ~ +150	$^{\circ}\text{C}$	-

**Note 1.**


PCB Condition: Thickness (1.6mm), Dimension (76.2mm \* 114.3mm)

Refer: EIA/JSED 51-3 & EIA/JSED 51-7


**Note 2.** Air condition (0m/s)

**Note 3.** Air condition (3m/s)

## Power Dissipation Curve (Air condition = 0m/s)



## Air Speed & $\Theta_{JA}$



## Recommended Operating Conditions (Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating Voltage Range (PVCC,SVCC)	VCC	20	24	28	V


## Electrical Characteristics (Ta = 25°C)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
<b>POWER SUPPLY CURRENT</b>						
Low Power Supply Current	I <sub>CCL</sub>	Stop mode, V <sub>CC</sub> =20V	7	17	27	mA
Typical Power Supply Current	I <sub>CCT</sub>	Stop mode, V <sub>CC</sub> =24V	7.5	17.5	27.5	mA
High Power Supply Current	I <sub>CHC</sub>	Stop mode, V <sub>CC</sub> =28V	8	18	28	mA
<b>OUTPUT POWER TRANSISTOR CHARACTERISTICS</b>						
Source Saturation Voltage (1)	V <sub>SATU1</sub>	I <sub>O</sub> =0.6A, RF=0Ω	-	1.8	2.5	V
Source Saturation Voltage (2)	V <sub>SATU2</sub>	I <sub>O</sub> =0.3A, RF=0Ω	-	1.6	2.3	V
Sink Saturation Voltage (1)	V <sub>SATL1</sub>	I <sub>O</sub> =0.6A, RF=0Ω	-	0.5	1.0	V
Sink Saturation Voltage (2)	V <sub>SATL2</sub>	I <sub>O</sub> =0.3A, RF=0Ω	-	0.25	0.7	V
Output Leakage Current	I <sub>OLEAK</sub>	V <sub>CC</sub> =28V, OUT=28V	-	-	100	μA
<b>UNDER VOLTAGE LOCK-OUT</b>						
UVLO Operating Voltage	V <sub>SD</sub>	-	8.7	9.3	9.9	V
UVLO Hysteresis	H <sub>VSD</sub>	-	1.3	1.6	1.9	V
<b>REGULATOR VOLTAGE OUTPUT</b>						
Regulator Output Voltage	V <sub>REG</sub>	-	5.8	6.3	6.8	V
Power Supply Variation	H <sub>VREG1</sub>	V <sub>CC</sub> =20~28V	-	-	100	mV
Load Variation	H <sub>VREG2</sub>	I <sub>LOAD</sub> =0~10mA	-	-	100	mV
<b>HALL AMPLIFIER INPUT BLOCK</b>						
H+ Hall Amp Input Bias Current	I <sub>BHA+</sub>	-	-	2	10	μA
H- Hall Amp Input Bias Current	I <sub>BHA-</sub>	-	-	2	10	μA
Hall Differential Input Range	V <sub>HIN</sub>	Sine wave input	50	-	350	mVp-p
Hall Common Input Range	V <sub>ICM</sub>	Differential input: 50mVp-p	3.5	-	V <sub>CC</sub> -3.5	V
<b>FG AMPLIFIER BLOCK</b>						
FG AMP Input Bias Current	I <sub>BFG</sub>	-	-1	-	1	μA
FG AMP DC Bias Level	V <sub>BFG</sub>	-	2.90	3.15	3.40	V
FG Output High Level Voltage	V <sub>OHFG</sub>	No external load	V <sub>REG</sub> -1.1V	-	-	V
FG Output Low Level Voltage	V <sub>OLFG</sub>	No external load	-	0.8	1.2	V
<b>FG SCHMIDT COMPARATOR BLOCK</b>						
FGs High / Low Input Hysteresis	V <sub>SHL</sub>	-	-50	0	50	mV
FGs Low / High Input Hysteresis	V <sub>SLH</sub>	-	100	150	200	mV
FGs Hysteresis	V <sub>FGL</sub>	-	100	-	200	mV
FGs Input Operating Level	V <sub>FGSIL</sub>	-	400	-	-	mVp-p
FGs Output Saturation Voltage	V <sub>FGSSAT</sub>	I <sub>FGS</sub> =4mA	-	0.2	0.4	V
FGs Output Leakage Current	I <sub>FGSLEAK</sub>	V <sub>CC</sub> =28V	-	-	10	μA


**Electrical Characteristics** (Continued)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
<b>ERROR AMPLIFIER BLOCK</b>						
Error AMP Input Bias Current	I <sub>BER</sub>	-	-1	-	1	µA
Error AMP DC Bias Level	V <sub>BER</sub>	-	2.90	3.15	3.40	V
Error Output High Level Voltage	V <sub>OHER</sub>	No external load	V <sub>REG</sub> -1.1V	-	-	V
Error Output Low Level Voltage	V <sub>OOLER</sub>	No external load	-	-	1.0	V
<b>CONTROLLER BLOCK</b>						
Dead Zone	V <sub>DZ</sub>	-	50	100	300	mV
Output Idle Voltage	V <sub>ID</sub>	-	-	-	5	mV
Forward Gain	GDF+	-	0.4	0.5	0.6	-
Reverse Gain	GDF-	-	-0.6	-0.5	-0.4	-
Accelerate Command Voltage	V <sub>STA</sub>	-	V <sub>REG</sub> -1.1V	-	-	V
Decelerate Command Voltage	V <sub>STO</sub>	-	-	0.8	1.5	V
Forward Limit Voltage	V <sub>L+</sub>	RF=22Ω	-	0.60	-	V
Reverse Limit Voltage	V <sub>L-</sub>	RF=22Ω	-	0.60	-	V
<b>CURRENT LIMIT OPERATION</b>						
RF Output Voltage Limit	V <sub>RF</sub>	-	0.55	0.60	0.65	V
<b>PHASE COMPARATOR OUTPUT BLOCK</b>						
PD Output High Level Voltage	V <sub>PDH</sub>	No external load	5.2	-	-	V
PD Output Low Level Voltage	V <sub>PDL</sub>	No external load	-	-	0.7	V
PD Output Source Current	I <sub>PD+</sub>	V <sub>PD</sub> =0.5*V <sub>REG</sub>	-	-	-0.6	mA
PD Output Sink Current	I <sub>PD-</sub>	V <sub>PD</sub> =0.5*V <sub>REG</sub>	1.0	-	-	mA
<b>PHASE LOCK DETECTOR OUTPUT BLOCK</b>						
LD Output Saturation Voltage	V <sub>LDSAT</sub>	I <sub>LD</sub> =5mA	-	0.1	0.4	V
LD Output Leakage Current	I <sub>LDLEAK</sub>	V <sub>CC</sub> =28V	-	-	10	µA
<b>S/S BLOCK</b>						
S/S Input High Level Voltage	V <sub>IHSS</sub>	-	3.0	-	V <sub>REG</sub>	V
S/S Input Low Level Voltage	V <sub>ILSS</sub>	-	0	-	2	V
S/S Hysteresis	V <sub>ISSS</sub>	-	0.3	0.5	0.7	V
S/S Input Open Voltage	V <sub>IOSS</sub>	-	3.7	4.2	4.7	V
S/S Input High Level Current	I <sub>IHSS</sub>	V <sub>SS</sub> =V <sub>REG</sub>	100	150	200	µA
S/S Input Low Level Current	I <sub>ILSS</sub>	V <sub>SS</sub> =0V	-400	-300	-200	µA
<b>EXTERNAL CLOCK INPUT BLOCK</b>						
ECLK Input High Level Voltage	V <sub>IHCLK</sub>	-	3.3	-	V <sub>REG</sub>	V
ECLK Input Low Level Voltage	V <sub>ILCLK</sub>	-	0	-	2.1	V
External Input Frequency	F <sub>CLK</sub>	External clock mode	0.5	-	7.0	KHz
ECLK Input Open Voltage	V <sub>IOCLK</sub>	-	3.7	4.2	4.7	V
ECLK Input High Level Current	I <sub>IHCLK</sub>	V <sub>CLK</sub> =V <sub>REG</sub>	100	150	200	µA
ECLK Input Low Level Current	I <sub>ILCLK</sub>	V <sub>CLK</sub> =0V	-400	-300	-200	µA

## Test Circuits




## Typical Application Circuits



## Package Dimensions (Unit: mm)

### 28-SSOPH-375SG2





#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### **LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.