

FAN5234

Mobile-Friendly PWM/PFM Controller

Features

- Wide input voltage range (2 to 24V) for Mobile systems
- Excellent dynamic response with Voltage Feed-Forward and Average Current Mode control
- Lossless current sensing on low-side MOSFET or precision over-current using sense resistor
- VCC Under-voltage Lockout
- · Power-Good Signal
- · Light load Hysteretic mode maximizes efficiency
- QSOP16, TSSOP16
- 300Khz or 600Khz operation

Applications

- · Mobile PC regulator
- · Hand-Held PC power

General Description

The FAN5234 PWM controller provides high efficiency and regulation with an adjustable output from 0.9V to 5.5V that are required to power I/O, chip-sets, memory banks or peripherals in high-performance notebook computers, PDAs and Internet appliances. Synchronous rectification and hysteretic operation at light loads contribute to a high efficiency over a wide range of loads. The hysteretic mode of operation can be disabled if PWM mode is desired for all load levels. Efficiency is even further enhanced by using MOSFET's $R_{\rm DS(ON)}$ as a current sense component.

Feed-forward ramp modulation, average current mode control, and internal feedback compensation provide fast response to load transients. The FAN5234 monitors these outputs and generates a PGOOD (power good) signal when the soft-start is completed and the output is within ±10% of its set point. A built-in over-voltage protection prevents the output voltage from going above 120% of the set point. Normal operation is automatically restored when the over-voltage conditions go away. Under-voltage protection latches the chip off when the output drops below 75% of its set value after the soft-start sequence is completed. An adjustable over-current function monitors the output current by sensing the voltage drop across the lower MOSFET.

Typical Application





Figure 1. 1.8V Output Regulator (see Table 2, page 12 for BOM)

Pin Configurations



Pin Definitions

Pin Number	Pin Name	Pin Function Description
1	VIN	Input Voltage. Connect to main input power source (battery). Also used to program operating frequency for low input voltage operation. See Table 1.
2	PGOOD	Power Good Flag. An open-drain output that will pull LOW when VSEN is outside of a ±10% range of the 0.9V reference.
3	EN	ENABLE . Enables operation when pulled to logic high. Toggling EN will also reset the regulator after a latched fault condition. This is a CMOS inputs whose state is indeterminate if left open.
4	ILIM	Current Limit. A resistor from this pin to GND sets the current limit.
5	VOUT	Output Voltage. Connect to output voltage. Used for regulation to ensure a smooth transitions during mode changes. When VOUT is expected to exceed VCC, tie this pin to VCC.
6	VSEN	Output Voltage Sense. The feedback from the output. Used for regulation as well as PGOOD, under-voltage, and over-voltage protection and monitoring.
7	SS	Soft Start. A capacitor from this pin to GND programs the slew rate of the converter during initialization. During initialization, this pin is charged with a 5µA current source.
8	AGND	Analog Ground. This is the signal ground reference for the IC. All voltage levels are measured with respect to this pin.
9	PGND	Power Ground. The return for the low-side MOSFET driver. Connect to source of low-side MOSFET.
10	LDRV	Low-Side Drive. The low-side (lower) MOSFET driver output. Connect to gate of low-side MOSFET.
11	VCC	VCC. This pin powers the chip as well as the LDRV buffers. The IC starts to operate when voltage on this pin exceeds 4.6V (UVLO rising) and shuts down when it drops below 4.3V (UVLO falling).
12	ISNS	Current Sense input. Monitors the voltage drop across the lower MOSFET or external sense resistor for current feedback.
13	SW	Switching node. Return for the high-side MOSFET driver and a current sense input. Connect to source of high-side MOSFET and low-side MOSFET drain.
14	HDRV	High-Side Drive. High-side (upper) MOSFET driver output. Connect to gate of high-side MOSFET.
15	BOOT	BOOT. Positive supply for the upper MOSFET driver. Connect as shown in Figure 2.
16	FPWM	Forced PWM mode. When logic HIGH, inhibits the regulator from entering hysteretic mode.

Absolute Maximum Ratings

Absolute maximum ratings are the values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Parameter	Min.	Тур.	Max.	Units
VCC Supply Voltage:			6.5	V
VIN			27	V
BOOT, SW, ISNS, HDRV			33	V
BOOT to SW			6.5	V
All Other Pins	-0.3		VCC+0.3	V
Junction Temperature (T _J)	-10		150	°C
Storage Temperature	-65		150	°C
Lead Soldering Temperature, 10 seconds			300	°C

Recommended Operating Conditions

Parameter	Conditions	Min.	Тур.	Max.	Units
Supply Voltage VCC		4.75	5	5.25	V
Supply Voltage VIN		5		24	V
Ambient Temperature (T _A)		-10		85	°C

Electrical Specifications Recommended operating conditions, unless otherwise noted.

Parameter	Conditions	Min.	Тур.	Max.	Units
Power Supplies	•	'			
VCC Current	LDRV, HDRV Open, VSEN forced above regulation point		850	1300	μА
	Shut-down (EN=0)		5	15	μΑ
VIN Current - Sinking	VIN pin = input voltage source	10	20	30	μΑ
VIN Current - Sourcing	VIN pin = GND	7	15	20	μΑ
VIN Current - Shut-down				1	μΑ
UVLO Threshold	Rising VCC	4.3	4.55	4.75	V
	Falling	4.1	4.27	4.5	V
	Hysteresis	0.1		0.5	V
Oscillator					
Frequency	VIN > 5V	255	300	345	KHz
	VIN = 0V	510	600	690	KHz
Ramp Amplitude, pk-pk	VIN = 16V		2		V
Ramp Amplitude, pk-pk	VIN < 5V		1.25		٧
Ramp Offset			0.5		٧
Ramp / VIN Gain	VIN ≥ 3V		125		mV/V
Ramp / VIN Gain	1V < VIN < 3V		250		mV/V
Reference and Soft Start		-		1	'
Internal Reference Voltage		0.891	0.9	0.909	V
Soft Start current (I _{SS})	at start-up		5		μΑ
Soft Start Complete Threshold			1.5		V
PWM Converter			•	•	
Load Regulation	I _{OUT} from 0 to 3A, VIN from 2 to 24V	-1		+1	%
VSEN Bias Current		50	80	120	nA
VOUT pin input impedance		40	55	65	ΚΩ
Under-voltage Shutdown	as % of set point. 2µS noise filter	70	75	80	%
I _{SNS} Over-Current threshold	$R_{ILIM} = 68.5K\Omega$. See Figure 4	115	144	172	μA
Over-voltage threshold	as % of set point. 2µS noise filter	113		120	%
Output Driver			•	•	'
HDRV Output Resistance	Sourcing		8	15	Ω
	Sinking		3.2	4	Ω
LDRV Output Resistance	Sourcing		8	15	Ω
	Sinking		1.5	2.4	Ω
PGOOD (Power Good Output) and	d Control pins	•			
Lower Threshold	as % of set point, 2µS noise filter	86		92	%
Upper Threshold	as % of set point, 2µS noise filter	110		115	%
PGOOD Output Low	I _{PGOOD} = 4mA			0.5	V
Leakage Current	V _{PULLUP} = 5V			1	μΑ
Soft Start Voltage when PGOOD Enabled			1.5		V
EN, FPWM Inputs		1	1	1	1
Input High		2			V
Input Low				0.8	V




Figure 2. IC Block Diagram

Circuit Description

Overview

The FAN5234 is a PWM controller intended for low voltage power applications in modern notebook, desktop, and sub-notebook PCs. The output voltage of the controller can be set in the range of 0.9V to 5.5V by an external resistor divider.

The synchronous buck converter can operate from either an unregulated DC source (such as a notebook battery) with voltage ranging from 2V to 24V, or from a regulated system rail. In either mode of operation the IC is biased from a +5V source. The PWM modulator uses an average current mode control with input voltage feed-forward for simplified feedback loop compensation and improved line regulation. The controller includes integrated feedback loop compensation that dramatically reduces the number of external components.

Depending on the load level, the converter can operate either in fixed frequency PWM mode or in a hysteretic mode. Switch-over from PWM to hysteretic mode improves the converters' efficiency at light loads and prolongs battery run time. In hysteretic mode, a comparator is synchronized to the main clock that allows seamless transition between the operational modes and reduced channel-to-channel interaction.

The hysteretic mode of operation can be inhibited independently using the FPWM pin if variable frequency operation is not desired.

Oscillator

Table 1. Converter Operating modes

Mode	F _{SW} (Khz)	Converter Power	VIN Pin
Battery	300	2 to 24V	Battery (>5V)
Fixed 300	300	< 5.5V Fixed	100KΩ to GND
Fixed 600	600	< 5.5V Fixed	GND

When VIN is from the battery, the oscillator's ramp amplitude is proportional to VIN, providing voltage feed-forward control for improved loop response. When in either of the Fixed modes, oscillator's ramp amplitude is fixed. The operating frequency is then determined according to the connection on the VIN pin (Table 1).

Initialization and Soft Start

Assuming EN is high, FAN5234 is initialized when VCC exceeds the rising UVLO threshold. Should VCC drop below the UVLO threshold, an internal Power-On Reset function disables the chip.

The voltage at the positive input of the error amplifier is limited by the voltage at the SS pin which is charged with a 5mA current source. Once $C_{\rm SS}$ has charged to VREF (0.9V) the output voltage will be in regulation. The time it takes SS to reach 0.9V is:

$$T_{0.9} = \frac{0.9 \times C_{SS}}{5} \tag{1}$$

where $T_{0.9}$ is in seconds if C_{SS} is in μF .

When SS reaches 1.5V, the Power Good outputs are enabled and hysteretic mode is allowed. The converter is forced into PWM mode during soft start.

Operation Mode Control

The mode-control circuit changes the converter's mode of operation from PWM to Hysteretic and visa versa, based on the voltage polarity of the SW node when the lower MOSFET is conducting and just before the upper MOSFET turns on. For continuous inductor current, the SW node is negative when the lower MOSFET is conducting and the converters operate in fixed-frequency PWM mode as shown in Figure 3. This mode of operation achieves high efficiency at nominal load. When the load current decreases to the point where the inductor current flows through the lower MOSFET in the 'reverse' direction, the SW node becomes positive, and the mode is changed to hysteretic, which achieves higher efficiency at low currents by decreasing the effective switching frequency.

To prevent accidental mode change or "mode chatter" the transition from PWM to Hysteretic mode occurs when the SW node is positive for eight consecutive clock cycles (see Figure 3). The polarity of the SW node is sampled at the end of the lower MOSFET's conduction time. At the transition between PWM and hysteretic mode both the upper and

lower MOSFETs are turned off. The SW node will 'ring' based on the output inductor and the parasitic capacitance on the SW node and settle out at the value of the output voltage.

The boundary value of inductor current, where current becomes discontinuous, can be estimated by the following expression.

$$I_{\text{LOAD(DIS)}} = \frac{(V_{\text{IN}} - V_{\text{OUT}})V_{\text{OUT}}}{2F_{\text{SW}}L_{\text{OUT}}V_{\text{IN}}}$$
(2)

Hysteretic Mode

Conversely, the transition from Hysteretic mode to PWM mode occurs when the SW node is negative for 8 consecutive cycles.

A sudden increase in the output current will also cause a change from hysteretic to PWM mode. This load increase causes an instantaneous decrease in the output voltage due to the voltage drop on the output capacitor ESR. If the load causes the output voltage (as presented at VSEN) to drop below the hysteretic regulation level (20mV below VREF), the mode is changed to PWM on the next clock cycle.

In hysteretic mode, the PWM comparator and the error amplifier that provide control in PWM mode are inhibited and the hysteretic comparator is activated. In hysteretic mode the low side MOSFET is operated as a synchronous rectifier, where the voltage across $(V_{DS(ON)})$ it is monitored, and it is switched off when $V_{DS(ON)}$ goes positive (current flowing back from the load) allowing the diode to block reverse conduction.




Figure 3. Transitioning between PWM and Hysteretic Mode

The hysteretic comparator causes HDRV turn-on when the output voltage (at VSEN) falls below the lower threshold (10mV below VREF) and terminates the PFM signal when VSEN rises over the higher threshold (5mV above VREF).

The switching frequency is primarily a function of:

- 1. Spread between the two hysteretic thresholds
- 2. I_{LOAD}
- Output Inductor and Capacitor ESR

A transition back to PWM (Continuous Conduction Mode or CCM) mode occurs when the inductor current rises sufficiently to stay positive for 8 consecutive cycles. This occurs when:

$$I_{LOAD(CCM)} = \frac{\Delta V_{HYSTERESIS}}{2 \text{ ESR}}$$
 (3)

where $\Delta V_{HYSTERESIS} = 15 \text{mV}$ and ESR is the equivalent series resistance of C_{OUT} .

Because of the different control mechanisms, the value of the load current where transition into PWM operation takes place is typically higher compared to the load level at which transition into hysteretic mode occurs. Hysteretic mode can be disabled by setting the FPWM pin HIGH.

Current Processing Section

The following discussion refers to Figure 4.

The current through R_{SENSE} resistor (ISNS) is sampled shortly after Q2 is turned on. That current is held, and summed (with a 1/48 gain) with the output of the error amplifier. This effectively creates a current mode control loop. The resistor connected to ISNS pin (R_{SENSE}) sets the gain in the current feedback loop. The following expression

estimates the required value of R_{SENSE} as a function of the maximum load current ($I_{LOAD(MAX)}$) and the value of MOSFET's $R_{DS(ON)}$.

$$R_{SENSE} = \frac{I_{LOAD(MAX)} \times R_{DS(ON)}}{75uA} - 100$$
 (4)

Setting the Current Limit

A ratio of ISNS is also compared to the current established when a 0.9 V internal reference drives the ILIM pin. The threshold is determined at the point

when the
$$\frac{ISNS}{8} > \frac{ILIM \times 4}{3}$$
. Since

ISNS =
$$\frac{I_{LOAD} \times R_{DS(ON)}}{100 + R_{SENSE}}$$
 therefore,

$$R_{\rm ILIM} = \frac{0.9 \text{V}}{I_{\rm LIMIT}} \times \frac{4}{3} \times \frac{8 \times (100 + R_{\rm SENSE})}{R_{\rm DS(ON)}} \tag{5a}$$

$$R_{\rm ILIM} = \frac{9.6}{I_{\rm LIMIT}} \times \frac{(100 + R_{\rm SENSE})}{R_{\rm DS(ON)}}$$
 (5b)

Since the tolerance on the current limit is largely dependent on the ratio of the external resistors it is fairly accurate if the voltage drop on the Switching Node side of R_{SENSE} is an accurate representation of the load current. When using the MOSFET as the sensing element, the variation of $R_{DS(ON)}$ causes proportional variation in the ISNS. This value not only varies from device to device, but also has a typical junction temperature coefficient of about 0.4% / $^{\circ} C$ (consult the MOSFET datasheet for actual values), so the actual current limit set point will decrease propotional to increasing MOSFET die temperature. A factor of 1.6 in the current limit setpoint should compensate for all MOSFET $R_{DS(ON)}$ variations, assuming the MOSFET's heat sinking will keep its operating die temperature below $125^{\circ} C$.




Figure 4. Current Limit / Summing Circuits




Figure 5. Improving current sensing accuracy

More accurate sensing can be achieved by using a resistor (R1) instead of the $R_{DS(ON)}$ of the FET as shown in Figure 5. This approach causes higher losses, but yields greater accuracy. R1 is a low value (e.g. $10m\Omega$) resistor.

Current limit (I_{LIMIT}) should be set sufficiently high as to allow inductor current to rise in response to an output load transient. Typically, a factor of 1.3 is sufficient. In addition, since I_{LIMIT} is a peak current cut-off value, we will need to multiply $I_{LOAD(MAX)}$ by the inductor ripple current (we'll use 20%). For example, in Figure 1 the target for I_{LIMIT} would be:

$$I_{LIMIT} > 1.6 \times 1.3 \times 1.2 \times 3.5A \approx 8.7A$$
 (6)

Duty Cycle Clamp

During severe load increase, the error amplifier output can go to its upper limit pushing a duty cycle to almost 100% for significant amount of time. This could cause a large increase of the inductor current and lead to a long recovery from a transient, over-current condition, or even to a failure especially at high input voltages. To prevent this, the output of the error amplifier is clamped to a fixed value after two clock cycles if severe output voltage excursion is detected, limiting the maximum duty cycle to

$$DC_{MAX} = \frac{V_{OUT}}{V_{IN}} + \frac{2.4}{V_{IN}}$$

This circuit is designed to not interfere with normal PWM operation. When FPWM is grounded, the duty cycle clamp is disabled and the maximum duty cycle is 87%.

Gate Driver section

The Adaptive gate control logic translates the internal PWM control signal into the MOSFET gate drive signals providing necessary amplification, level shifting and shoot-through protection. Also, it has functions that help optimize the IC performance over a wide range of operating conditions. Since MOSFET switching time can vary dramatically from type to type and with the input voltage, the gate control logic provides adaptive dead time by monitoring the gate-to-source voltages of both upper and lower MOSFETs. The lower MOSFET drive is not turned on until the gate-to-source voltage of the upper MOSFET has decreased

to less than approximately 1 volt. Similarly, the upper MOSFET is not turned on until the gate-to-source voltage of the lower MOSFET has decreased to less than approximately 1 Volt. This allows a wide variety of upper and lower MOSFETs to be used without a concern for simultaneous conduction, or shoot-through.

There must be a low-resistance, low-inductance path between the driver pin and the MOSFET gate for the adaptive dead-time circuit to work properly. Any delay along that path will subtract from the delay generated by the adaptive dead-time circuit and shoot-through may occur.

Frequency Loop Compensation

Due to the implemented current mode control, the modulator has a single pole response with -1 slope at frequency determined by load

$$F_{PO} = \frac{1}{2\pi R_O C_O} \tag{7}$$

where $R_{\rm O}$ is load resistance, $C_{\rm O}$ is load capacitance. For this type of modulator, Type 2 compensation circuit is usually sufficient. To reduce the number of external components and simplify the design task, the PWM controller has an internally compensated error amplifier. Figure 6 shows a Type 2 amplifier and its response along with the responses of a current mode modulator and of the converter. The Type 2 amplifier, in addition to the pole at the origin, has a zero-pole pair that causes a flat gain region at frequencies between the zero and the pole.




Figure 6. Compensation

$$F_{Z} = \frac{1}{2\pi R_{2}C_{1}} = 6kHz$$
 (8a)

$$F_{P} = \frac{1}{2\pi R_{2}C_{2}} = 600kHz \tag{8b}$$

This region is also associated with phase 'bump' or reduced phase shift. The amount of phase shift reduction depends the width of the region of flat gain and has a maximum value of 90 degrees. To further simplify the converter compensation, the modulator gain is kept independent of the input voltage variation by providing feed-forward of VIN to the oscillator ramp.

The zero frequency, the amplifier high frequency gain and the modulator gain are chosen to satisfy most typical applications. The crossover frequency will appear at the point where the modulator attenuation equals the amplifier high frequency gain. The only task that the system designer has to complete is to specify the output filter capacitors to position the load main pole somewhere within one decade lower than the amplifier zero frequency. With this type of compensation plenty of phase margin is easily achieved due to zero-pole pair phase 'boost'.

Conditional stability may occur only when the main load pole is positioned too much to the left side on the frequency axis due to excessive output filter capacitance. In this case, the ESR zero placed within the 10kHz...50kHz range gives some additional phase 'boost'. Fortunately, there is an opposite trend in mobile applications to keep the output capacitor as small as possible.

Protection

The converter output is monitored and protected against extreme overload, short circuit, over-voltage and undervoltage conditions.

A sustained overload on an output sets the PGOOD pin low and latches-off the whole chip. Operation can be restored by cycling the VCC voltage or by toggling the EN pin.

If VOUT drops below the under-voltage threshold, the chip shuts down immediately.

Over-Current sensing

If the circuit's current limit signal ("ILIM det" as shown in Figure 4) is high at the beginning of a clock cycle, a pulse-skipping circuit is activated and HDRV is inhibited. The circuit continues to pulse skip in this manner for the next 8 clock cycles. If at any time from the 9th to the 16th clock cycle, the "ILIM det" is again reached, the over-current protection latch is set, disabling the chip. If "ILIM det" does not occur between cycle 9 and 16, normal operation is restored and the over-current circuit resets itself.




Figure 7. Over-Current protection waveforms

Over-Voltage / Under-Voltage Protection

Should the VSEN voltage exceed 120% of VREF (0.9V) due to an upper MOSFET failure, or for other reasons, the overvoltage protection comparator will force LDRV high. This action actively pulls down the output voltage and, in the event of the upper MOSFET failure, will eventually blow the battery fuse. As soon as the output voltage drops below the threshold, the OVP comparator is disengaged.

This OVP scheme provides a 'soft' crowbar function which helps to tackle severe load transients and does not invert the output voltage when activated — a common problem for latched OVP schemes.

Similarly, if an output short-circuit or severe load transient causes the output to droop to less than 75% of its regulation set point. Should this condition occur, the regulator will shut down.

Over-Temperature Protection

The chip incorporates an over temperature protection circuit that shuts the chip down when a die temperature of about 150°C is reached. Normal operation is restored at die temperature below 125°C with internal Power On Reset asserted, resulting in a full soft-start cycle.

Design and Component Selection Guidelines

As an initial step, define operating input voltage range, output voltage, minimum and maximum load currents for the controller.

For the examples in the following discussion, we will be selecting components for:

VIN from 5V to 20V $V_{OUT} = 1.8V @ I_{LOAD(MAX)} = 3.5A$

Setting the Output Voltage

The internal reference is 0.9V. The output is divided down by a voltage divider to the VSEN pin (for example, R1 and R2 in Figure 1). The output voltage therefore is:

$$\frac{0.9V}{R2} = \frac{V_{OUT} - 0.9V}{R1}$$
 (9a)

To minimize noise pickup on this node, keep the resistor to GND (R2) below 2K. We selected R2 at 1.82K. Then choose R5:

$$R5 = \frac{(1.82K) \bullet (1.8V - 0.9)}{0.9} = 1.82K$$
 (9b)

Output Inductor Selection

The minimum practical output inductor value is the one that keeps inductor current just on the boundary of continuous conduction at some minimum load. The industry standard practice is to choose the ripple current to be somewhere from 15% to 35% of the nominal current. At light load, the ripple current also determines the point where the converter will automatically switch to hysteretic mode of operation (I_{MIN}) to sustain high efficiency. The following equations help to choose the proper value of the output filter inductor.

$$\Delta I = 2 - I_{MIN} = \frac{\Delta V_{OUT}}{ESR}$$
 (10)

where ΔI is the inductor ripple current, which we will choose for 20% of the full load current and ΔV_{OUT} is the maximum output ripple voltage allowed.

$$L = \frac{V_{IN} - V_{OUT}}{F_{SW} \times \Delta I} \times \frac{V_{OUT}}{V_{IN}}$$
 (11)

for this example we'll use:

$$V_{IN} = 20V, V_{OUT} = 1.8V$$

 $\Delta I = 20\% * 3.5A = 0.7A$

 $F_{SW} = 300KHz$.

therefore $L \approx 8\mu H$

Output Capacitor Selection

The output capacitor serves two major functions in a switching power supply. Along with the inductor it filters the sequence of pulses produced by the switcher, and it supplies the load transient currents. The output capacitor requirements are usually dictated by ESR, Inductor ripple current (ΔI) and the allowable ripple voltage (ΔV) .

$$ESR < \frac{\Delta V}{\Delta I}$$
 (12)

For our example,
$$ESR_{(MAX)} = \frac{\Delta V}{\Delta I} = \frac{0.1 V}{0.7 \Delta} = 142 m\Omega$$

In addition, the capacitor's ESR must be low enough to allow the converter to stay in regulation during a load step. The ripple voltage due to ESR for the converter in Figure 1 is 100mV P-P. Some additional ripple will appear due to the capacitance value itself:

$$\Delta V = \frac{\Delta I}{C_{OUT} \times 8 \times F_{SW}}$$
 (13)

which is only about 1.5mV for the converter in Figure 1 and can be ignored.

The capacitor must also be rated to withstand the RMS current which is approximately 0.3 X (ΔI), or about 210mA for our example. High frequency decoupling capacitors should be placed as close to the loads as physically possible.

Input Capacitor Selection

The input capacitor should be selected by its ripple current rating. The input RMS current at maximum load current (I_L) is:

$$I_{RMS} = I_L \sqrt{D - D^2}$$
 (14)

where the converter duty cycle; $D = \frac{V_{OUT}}{V_{IN}}$, which for

the circuit in Figure 1, with V_{IN}=6 calculates to:

$$I_{RMS} = 1.6A$$

Power MOSFET Selection

Losses in a MOSFET are the sum of its switching (P_{SW}) and conduction (P_{COND}) losses.

In typical applications, the FAN5234 converter's output voltage is low with respect to its input voltage, therefore the Lower MOSFET (Q2) is conducting the full load current for most of the cycle. Q2 should be therefore be selected to minimize conduction losses, thereby selecting a MOSFET with low $R_{DS(ON)}$.

In contrast, the high-side MOSFET (Q1) has a much shorter duty cycle, and it's conduction loss will therefore have less of an impact. Q1, however, sees most of the switching losses, so Q1's primary selection criteria should be gate charge.

High-Side Losses:

Figure 8 shows a MOSFET's switching interval, with the upper graph being the voltage and current on the Drain to Source and the lower graph detailing V_{GS} vs. time with a constant current charging the gate. The x-axis therefore is also representative of gate charge (Q_G) . $C_{ISS} = C_{GD} + C_{GS}$, and it controls t1, t2, and t4 timing. C_{GD} receives the current from the gate driver during t3 (as V_{DS} is falling). The gate charge (Q_G) parameters on the lower graph are either specified or can be derived from MOSFET datasheets.

Assuming switching losses are about the same for both the rising edge and falling edge, Q1's switching losses, occur during the shaded time when the MOSFET has voltage across it and current through it.

These losses are given by:

 $P_{UPPER} = P_{SW} + P_{COND}$ where:

$$P_{SW} = \left(\frac{V_{DS} \times I_{L}}{2} \times 2 \times t_{S}\right) F_{SW}$$
 (15a)

$$P_{COND} = \left(\frac{V_{OUT}}{V_{IN}}\right) \times I_{OUT}^{2} \times R_{DS(ON)}$$
 (15b)

 P_{UPPER} is the upper MOSFET's total losses, and P_{SW} and P_{COND} are the switching and conduction losses for a given MOSFET. $R_{DS(ON)}$ is at the maximum junction temperature (T_J) . t_S is the switching period (rise or fall time) and is t2+t3 (Figure 8).

The driver's impedance and C_{ISS} determine t2 while t3's period is controlled by the driver's impedance and Q_{GD} . Since most of t_S occurs when $V_{GS} = V_{SP}$ we can use a constant current assumption for the driver to simplify the calculation of t_S :




Figure 8. Switching losses and \mathbf{Q}_{G}




Figure 9. Drive Equivalent Circuitt

$$t_{S} = \frac{Q_{G(SW)}}{I_{DRIVER}} \approx \frac{Q_{G(SW)}}{\left(\frac{VCC - V_{SP}}{R_{DRIVER} + R_{GATE}}\right)}$$
(16)

Most MOSFET vendors specify Q_{GD} and Q_{GS} . $Q_{G(SW)}$ can be determined as: $Q_{G(SW)} = Q_{GD} + Q_{GS} - Q_{TH}$ where Q_{TH} is the gate charge required to get the MOSFET to it's threshold (V_{TH}) . For the high-side MOSFET, $V_{DS} = VIN$, which can be as high as 20V in a typical portable application. Care should also be taken to include the delivery of the MOSFET's gate power (P_{GATE}) in calculating the power dissipation required for the FAN5234:

$$P_{GATE} = Q_G \times VCC \times F_{SW}$$
(17)

where Q_G is the total gate charge to reach VCC.

Low-Side Losses

Q2, however, switches on or off with its parallel shottky diode conducting, therefore $V_{DS} \approx 0.5 V$. Since P_{SW} is proportional to V_{DS} , Q2's switching losses are negligible and we can select Q2 based on $R_{DS(ON)}$ only.

Conduction losses for Q2 are given by::

$$P_{COND} = (1 - D) \times I_{OUT}^{2} \times R_{DS(ON)}$$
 (18)

where $R_{DS(ON)}$ is the $R_{DS(ON)}$ of the MOSFET at the highest operating junction temperature and

$$D = \frac{V_{OUT}}{V_{IN}}$$
 is the minimum duty cycle for the converter.

Since D_{MIN} < 20% for portable computers, (1-D) \approx 1 produces a conservative result, further simplifying the calculation.

The maximum power dissipation ($P_{\text{D(MAX)}}$) is a function of the maximum allowable die temperature of the low-side MOSFET, the θ_{J-A} , and the maximum allowable ambient temperature rise:

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A(MAX)}}{\theta_{J-A}}$$
 (19)

 θ_{J-A} , depends primarily on the amount of PCB area that can be devoted to heat sinking (see FSC app note AN-1029 for SO-8 MOSFET thermal information).

Description	Qty	Ref.	Vendor	Part Number
Capacitor 68μF, Tantalum, 25V, ESR 95mΩ	1	C1	AVX	TPSV686*025#095
Capacitor 10nF, Ceramic	2	C2, C3	Any	
Capacitor 68μF, Tantalum, 6V, ESR 1.8Ω	1	C4	AVX	TAJB686*006
Capacitor 0.1µF, Ceramic	2	C5	Any	
Capacitor 330μF, Tantalum, 6V, ESR 100mΩ	2	C6	AVX	TPSE337*006#0100
1.82KΩ, 1% Resistor	2	R1, R2	Any	
1.3KΩ, 1% Resistor	1	R3		
100KΩ, 5% Resistor	1	R4	Any	
56.2KΩ, 1% Resistor	1	R5	Any	
Schottky Diode; 0.5A, 20V	2	D1	Fairchild	MBR0520L
Inductor 8.4µH, 6A	1	L1		
Dual MOSFET with Schottky	1	Q1	Fairchild	FDS6986S
PWM Controller	1	U1	Fairchild	FAN5234

Layout Considerations

Switching converters, even during normal operation, produce short pulses of current which could cause substantial ringing and be a source of EMI if layout constrains are not observed.

There are two sets of critical components in a DC-DC converter. The switching power components process large amounts of energy at high rate and are noise generators. The low power components responsible for bias and feedback functions are sensitive to noise.

A multi-layer printed circuit board is recommended. Dedicate one solid layer for a ground plane. Dedicate another solid layer as a power plane and break this plane into smaller islands of common voltage levels.

Notice all the nodes that are subjected to high dV/dt voltage swing such as SW, HDRV and LDRV, for example. All surrounding circuitry will tend to couple the signals from these nodes through stray capacitance. Do not oversize copper traces connected to these nodes. Do not place traces connected to the feedback components adjacent to these traces. It is not recommended to use High Density Interconnect Systems, or micro-vias on these signals. The use of blind or buried vias should be limited to the low current signals only. The use of normal thermal vias is left to the discretion of the designer.

Keep the wiring traces from the IC to the MOSFET gate and source as short as possible and capable of handling peak currents of 2A. Minimize the area within the gate-source path to reduce stray inductance and eliminate parasitic ringing at the gate.


Locate small critical components like the soft-start capacitor and current sense resistors as close as possible to the respective pins of the IC.


The FAN5234 utilizes advanced packaging technologies with lead pitches of 0.6mm. High performance analog semiconductors utilizing narrow lead spacing may require special considerations in PWB design and manufacturing. It is critical to maintain proper cleanliness of the area surrounding these devices. It is not recommended to use any type of rosin or acid core solder, or the use of flux in either the manufacturing or touch up process as these may contribute to corrosion or enable electromigration and/or eddy currents near the sensitive low current signals. When chemicals such as these are used on or near the PWB, it is suggested that the entire PWB be cleaned and dried completely before applying power.


Mechanical Dimensions

16-Pin QSOP

Cumbal	Inches		Millim	Notes	
Symbol	Min.	Max.	Min.	Max.	Notes
Α	.053	.069	1.35	1.75	
A1	.004	.010	0.10	0.25	
В	.008	.012	0.20	0.30	
С	.007	.010	0.18	0.25	
D	.189	.197	4.80	5.00	
Е	.150	.157	3.81	3.99	
е	.025	BSC	0.63	0.63 BSC	
Н	.228	.244	5.79	6.19	
K	ı	-	_	1	
L	.016	.050	0.41	1.27	
ф	0°	8°	0°	8°	











Mechanical Dimensions


16-Pin TSSOP











Ordering Information

Part Number	Temperature Range	Package	Packing
FAN5234QSC	-10°C to 85°C	QSOP-16	Rails
FAN5234QSCX	-10°C to 85°C	QSOP-16	Tape and Reel
FAN5234MTC	-10°C to 85°C	TSSOP-16	Rails
FAN5234MTCX	-10°C to 85°C	TSSOP-16	Tape and Reel

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.