


DS1135 3-in-1 High-Speed Silicon Delay Line

www.maxim-ic.com


FEATURES

- All-silicon timing circuit
- Three independent buffered delays
- Stable and precise over temperature and voltage
- Leading and trailing edge precision preserves the input symmetry
- Standard 8-pin DIP, 8-pin SOIC (150-mil), and 8-pin μSOP (118-mil)
- Vapor phasing, IR, and wave solderable
- Available in tape and reel
- Commercial and industrial temperature ranges available; see order information table
- 5V operation (for 3V operation, see part number DS1135L)
- Recommended replacement for DS1013 and DS1035


PIN ASSIGNMENT



DS1135M 8-Pin DIP



DS1135Z 8-Pin SOIC (150-mil)



DS1135U 8-Pin 118-mil µSOP

PIN DESCRIPTION

 $\begin{array}{lll} \text{IN1-IN3} & -\text{Input Signals} \\ \text{OUT1-OUT3} & -\text{Output Signals} \\ \text{V}_{\text{CC}} & -+5\text{V Supply} \\ \text{GND} & -\text{Ground} \end{array}$

DESCRIPTION

The DS1135 series is a low-power, +5-volt high-speed version of the popular DS1013 and DS1035.


The DS1135 series of delay lines have three independent logic buffered delays in a single package. The device is Dallas Semiconductor's fastest 3-in-1 delay line. It is available in a standard 8-pin DIP and 150-mil 8-pin Mini-SOIC, as well as an 8-pin, 118-mil µSOP.

The device features precise leading and trailing edge accuracy. It has the inherent reliability of an all-silicon delay line solution. Each output is capable of driving up to 10 LS loads.

Standard delay values are indicated in Table 1. Customers may contact Dallas Semiconductor at (972) 371-4348 for further information on custom delay values.

1 of 6 072401

LOGIC DIAGRAM Figure 1



PART NUMBER DELAY TABLE (t_{PLH}, t_{PHL}) Table 1

	DELAY PER	INITIAL	TOLERANCE OVER TEMP AND VOLTAGE (Note 2)		
	OUTPUT	TOLERANCE			
PART NUMBER	(ns)	(Note 1)	0° C to $+70^{\circ}$ C	-40°C to +85°C	
DS1135-6	6/6/6	±1.0ns	±1.0ns	±1.5ns	
DS1135-8	8/8/8	±1.0ns	±1.0ns	±1.5ns	
DS1135-10	10/10/10	±1.0ns	±1.0ns	±1.5ns	
DS1135-12	12/12/12	±1.0ns	±1.0ns	±1.5ns	
DS1135-15	15/15/15	±1.0ns	±1.5ns	±2ns	
DS1135-20	20/20/20	±1.0ns	±1.5ns	±2ns	
DS1135-25	25/25/25	±1.5ns	±1.5ns	±2ns	
DS1135-30	30/30/30	±1.5ns	±1.5ns	±2ns	


NOTES:

- 1. Nominal conditions are $+25^{\circ}$ C and $V_{CC} = +5.0$ volts.
- 2. Voltage range of 4.75 volts to 5.25 volts.
- 3. Delay accuracies are for both leading and trailing edges.

TEST SETUP DESCRIPTION

Figure 2 illustrates the hardware configuration used for measuring the timing parameters of the DS1135. The input waveform is produced by a precision pulse generator under software control. Time delays are measured by a time interval counter (20ps resolution) connected to the output. The DS1135 output taps are selected and connected to the interval counter by a VHF switch control unit. All measurements are fully automated with each instrument controlled by the computer over an IEEE 488 bus.

DS1135 TEST CIRCUIT Figure 2



ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground

-1.0V to +7.0V

Operating Temperature

-40°C to +85°C

Storage Temperature

-55°C to +125°C

Soldering Temperature See J-STD-020A specification

Short Circuit Output Current 50mA for 1 second

DC ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{CC} = +5\text{V}\pm5\%)$

						, 00	
PARAMETER	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V_{CC}		4.75	5.00	5.25	V	1
Active Current	I_{CC}	V _{CC} =5.25V Period=1μs			35	mA	
High Level Input Voltage	$V_{ m IH}$		2.2		V _{CC} +0.5	V	1
Low Level Input Voltage	$V_{\rm IL}$		-0.5		0.8	V	1
Input Leakage	I_{L}	$0V \le V_I \le V_{CC}$	-1.0		+1.0	μΑ	
High Level Output Current	I_{CC}	V _{CC} =4.75V V _{OH} =4V			-1.0	mA	1
Low Level Output Current	I_{CC}	V _{CC} =4.75V V _{OL} =0.5V	12			mA	1

AC ELECTRICAL CHARACTERISTICS

 $(-40^{\circ}\text{C to } +85^{\circ}\text{C}; V_{\text{CC}} = +5\text{V}\pm5\%)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Period	$t_{ m PERIOD}$	2 (t _{WI})			ns	2
Input Pulse Width	$t_{ m WI}$	100% of Tap Delay			ns	2
Input-to-Output Delay	t_{PLH}, t_{PHL}	See T	able 1	ns		
Output Rise or Fall Time	t_{OF}, t_{OR}		2.0	2.5	ns	
Power-up Time	t_{PU}			100	ms	3

NOTES:

- 1. All voltages are referenced to ground.
- 2. Pulse width and duty cycle specifications may be exceeded, however, accuracy will be application sensitive with respect to decoupling, layout, etc.
- 3. Power-up time is the time from the application of power to the time stable delays are being produced at the output.

CAPACITANCE

 $(T_{\Delta} = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	C_{IN}			10	pF	

^{*} This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

TEST CONDITIONS

Ambient Temperature: $25^{\circ}\text{C} \pm 3^{\circ}\text{C}$ Supply Voltage (V_{CC}): $5.0\text{V} \pm 0.1\text{V}$

Input Pulse:

 $\begin{aligned} & \text{High: } 3.0\text{V} \pm 0.1\text{V} \\ & \text{Low: } 0.0\text{V} \pm 0.1\text{V} \\ & \text{Source Impedance: } 50\Omega \text{ Max.} \end{aligned}$

Rise and Fall Time: 3.0ns Max. - Measured between 0.6V and 2.4V.

Pulse Width: 500ns Pulse Period: 1µs


Output Load Capacitance: 15pF

Output: Each output is loaded with the equivalent of one 74F04 input gate. Data is measured at the 1.5V level on the rising and falling edges.

NOTE:

The above conditions are for test only and do not restrict the devices under other data sheet conditions.

TIMING DIAGRAM



TERMINOLOGY

Period: The time elapsed between the leading edge of the first pulse and the leading edge of the following pulse.

 t_{WI} (Pulse Width): The elapsed time on the pulse between the 1.5-volt point on the leading edge and the 1.5-volt point on the trailing edge or the 1.5-volt point on the trailing edge and the 1.5-volt point on the leading edge.

t_{RISE} (Input Rise Time): The elapsed time between the 20% and the 80% point on the leading edge of the input pulse.

 \mathbf{t}_{FALL} (Input Fall Time): The elapsed time between the 80% and the 20% point on the trailing edge on the input pulse.

 \mathbf{t}_{PLH} (Time Delay, Rising): The elapsed time between the 1.5-volt point on the leading edge of the input pulse and the 1.5-volt point on the leading edge of the output pulse.

 t_{PHL} (Time Delay, Falling): The elapsed time between the 1.5-volt point on the falling edge of the input pulse and the 1.5-volt point on the falling edge of the output pulse.

ORDERING INFORMATION

