

**SANYO****DRD3**

Silicon Diffused Junction Type


**3.0A Reverse Blocking Thyristor****Features**

- Glass passivation for high reliability.
- Peak OFF-state (reverse) voltage : 100 to 600V.
- Average ON-state current : 3A.
- TO-220 package.

**Package Dimensions**

unit:mm

1151









**Specifications****Absolute Maximum Ratings at Ta = 25°C**





| Parameter                           | Symbol              | Conditions                                      | DRD3B | DRD3C | DRD3E | DRD3G       | Unit |
|-------------------------------------|---------------------|---|-------|-------|-------|-------------|------|
| Repetitive Peak OFF-State Voltage   | V <sub>DRM</sub>    | R <sub>GK</sub> =1kΩ                            | 100   | 200   | 400   | 600         | V    |
| Non-Repetitive Peak Reverse Voltage | V <sub>RSM</sub>    | R <sub>GK</sub> =1kΩ                            | 150   | 300   | 500   | 720         | V    |
| Repetitive Peak Reverse Voltage     | V <sub>RRM</sub>    | R <sub>GK</sub> =1kΩ                            | 100   | 200   | 400   | 600         | V    |
| Average ON-State Current            | I <sub>T(AV)</sub>  | T <sub>A</sub> =30°C,<br>single-phase half-wave | →     | →     | →     | 3           | A    |
| RMS ON-State Current                | I <sub>T(RMS)</sub> |   | →     | →     | →     | 4.5         | A    |
| Surge ON-State Current              | I <sub>TSM</sub>    | Sine half-wave<br>1 cycle, 50Hz                 | →     | →     | →     | 60          | A    |
| Amperes Squared-Seconds             | J/T <sub>af</sub>   | 1ms≤Is≤10ms                                     | →     | →     | →     | 18          | A·s  |
| Peak Gate Power Dissipation         | P <sub>GM</sub>     | f≥50Hz, duty≤10%                                | →     | →     | →     | 5           | W    |
| Average Gate Power Dissipation      | P <sub>G(AV)</sub>  |   | →     | →     | →     | 0.5         | W    |
| Peak Gate Forward Current           | I <sub>FGM</sub>    | f≥50Hz, duty≤10%                                | →     | →     | →     | 3           | A    |
| Peak Gate Reverse Voltage           | V <sub>RGM</sub>    |   | →     | →     | →     | 5           | V    |
| Junction Temperature                | T <sub>j</sub>      |   | →     | →     | →     | 110         | °C   |
| Storage Temperature                 | T <sub>stg</sub>    |   | →     | →     | →     | -40 to +110 | °C   |
| Weight                              |                     |   | →     | →     | →     | 2           | g    |

**Electrical Characteristics at Ta = 25°C**

| Parameter                                  | Symbol               | Conditions   | Ratings |     |     | Unit     |
|--|----------------------|--|---------|-----|-----|----------|
|  |                      |  | min     | typ | max |          |
| Repetitive Peak OFF-State Current          | I <sub>DRM</sub>     | T <sub>j</sub> =110°C, V <sub>D</sub> =V <sub>DRM</sub> , R <sub>GK</sub> =1kΩ |         |     |     | 0.5 mA   |
| Repetitive Peak Reverse Current            | I <sub>RRM</sub>     | T <sub>j</sub> =110°C, V <sub>R</sub> =V <sub>RRM</sub> , R <sub>GK</sub> =1kΩ |         |     |     | 0.5 mA   |
| Peak ON-State Voltage                      | V <sub>TM</sub>      | I <sub>TM</sub> =12A   |         |     |     | 1.6 V    |
| Critical Rate of Rise of OFF-State Voltage | dv/dt                | T <sub>j</sub> =110°C, V <sub>D</sub> =V <sub>DRM</sub> , R <sub>GK</sub> =1kΩ | 100     |     |     | V/s      |
| Holding Current                            | I <sub>H</sub>       | R <sub>L</sub> =100Ω, R <sub>GK</sub> =1kΩ                                     |         | 60  |     | mA       |
| Gate Trigger Current                       | I <sub>GT</sub>      | V <sub>D</sub> =6V, R <sub>L</sub> =100Ω, R <sub>GK</sub> =1kΩ                 |         |     |     | 15 mA    |
| Gate Trigger Voltage                       | V <sub>GT</sub>      | V <sub>D</sub> =6V, R <sub>L</sub> =100Ω, R <sub>GK</sub> =1kΩ                 |         |     |     | 1.5 V    |
| Gate Nontrigger Voltage                    | V <sub>GD</sub>      | T <sub>A</sub> =110°C, V <sub>D</sub> =V <sub>DRM</sub> , R <sub>GK</sub> =1kΩ | 0.2     |     |     | V        |
| Thermal Resistance                         | R <sub>th(j-c)</sub> |  |         |     |     | 3.2 °C/W |

**SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters**  
TOKYO OFFICE, Tokyo Bldg., 1-10 , Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN





■ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

■ Anyone purchasing any products described or contained herein for an above-mentioned use shall:

- ① Accept full responsibility and Indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use;
- ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1998. Specifications and information herein are subject to change without notice.