

CMOS 8-bit Single Chip Microcomputer

Description


The CXP819P60M is a CMOS 8-bit micro-computer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, and external signal, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP819P60M provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.

This IC is the PROM-incorporated version of the CXP81960M with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

Features

- A wide instruction set (213 instructions) which cover various types of data
 - 16-bit operation/multiplication and division/boolean bit operation instructions
- Minimum instruction cycle
 - 250ns at 16MHz operation (4.5 to 5.5V)
 - 333ns at 12MHz operation (2.7 to 5.5V)
 - 122 μ s at 32kHz operation
- Incorporated PROM capacity 60K bytes
- Incorporated RAM capacity 2048 bytes
- Peripheral functions
 - A/D converter 8-bit, 12-channel, successive approximation system (Conversion time 20.0 μ s/16MHz)
 - Serial Interface Incorporated buffer RAM (1 to 32 bytes auto transfer) 1-channel
 - Timer Incorporated 8-bit and 8-stage FIFO for data (1 to 8 bytes auto transfer) 1-channel
 - High precision timing pattern generator 8-bit timer, 8-bit timer/counter, 19-bit time base timer, 32kHz timer/counter
 - PWM/DA gate output PPG 19-pin 32-stage programmable RTG 5-pin 2-channel
 - FRC capture unit PWM 12-bit, 2-channel (Repetitive frequency 62kHz/16MHz)
 - PWM output DA gate pulse output 13-bit, 4-channel
 - Remote control receiving circuit Incorporated 26-bit and 8-stage FIFO
 - General purpose prescaler 14-bit, 1-channel
 - Interruption 8-bit pulse measurement counter with on-chip, 6-stage FIFO
 - Standby mode 7-bit (PG5 input frequency divided, FRC capture possible)
 - Package 20 factors, 15 vectors, multi-interruption possible
- Interruption SLEEP/STOP
- Standby mode 100-pin plastic QFP/LQFP
- Package




Structure


Silicon gate CMOS IC

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


Block Diagram



Pin Configuration 1 (Top View) 100-pin QFP package



- Note)**
1. Vpp (Pin 90) is always connected to VDD.
 2. Vss (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Configuration 2 (Top View) 100-pin LQFP package


- Note)**
1. Vpp (Pin 88) is always connected to VDD.
 2. Vss (Pins 39 and 86) are both connected to GND.
 3. MP (Pin 37) is always connected to GND.

Pin Description

Symbol	I/O	Description		
PA0/PPO0 to PA7/PPO7	Output/ Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		
PB0/PPO8 to PB7/PPO15	Output/ Real time output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)		Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)
PC0/PPO16 to PC2/PPO18	I/O/ Real time output	(Port C) 8-bit I/O port, enables to specify I/O by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)		Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)
PC3/RTO3 to PC7/RTO7	I/O/ Real time output			
PD0 to PD7	I/O	(Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins)		
PE0/INT0	Input/Input			Input pin to request external interruption. Active when falling edge.
PE1/EC/INT2	Input/Input/Input			External event input pin for timer/counter. Input pin to request external interruption. Active when falling edge.
PE2/PWM0	Output/Output			
PE3/PWM1	Output/Output			PWM output pins. (2 pins)
PE4/DAA0	Output/Output			
PE5/DAA1	Output/Output			
PE6/DAB0	Output/Output			
PE7/DAB1	Output/Output			
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)		
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)		
PF4/AN8 to PF7/AN11	Output/Input			
SCK0	I/O	Serial clock (CH0) I/O pin.		
SO0	Ouput	Serial data (CH0) output pin.		
SI0	Input	Serial data (CH0) input pin.		
CS0	Input	Serial chip select (CH0) input pin.		

Symbol	I/O	Description	
PG0 to PG4	Input	(Port G) 8-bit input port. (8 pins)	7 bit general purpose prescaler input pin.
PG5/PCK			External input pin to FRC capture unit.
PG6/EXI0			
PG7/EXI1			
PH0 to PH7	Output	(Port H) 8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be specified by bit unit. (7 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/ADJ	I/O/Output/Output		Timer/counter, 32kHz oscillation adjustment output pin.
PI4/INT1/ NMI	I/O/Input/Input		Input pin to request external interruption and non-maskable interruption. Active when falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Function as standby release input can be specified by bit unit. I/O can be specified by bit unit.	
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)	
TX	Output		
RST	Input	System reset pin of active "L" level.	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
AV _{DD}		Positive power supply pin of A/D converter.	
AV _{REF}	Input	Reference voltage input pin of A/D converter.	
AV _{ss}		GND pin of A/D converter.	
V _{DD}		Positive power supply pin.	
V _{pp}		Positive power supply pin for built-in PROM writing. Please connect to V _{DD} for normal operation.	
V _{ss}		GND pin. Connect both V _{ss} pins to GND.	

Input/Output Circuit Formats for Pins




Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 16 pins	<p>Port A Port B</p> <p>PPO data</p> <p>Port A or Port B</p> <p>Data bus</p> <p>RD (Port A or Port B)</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>(Every bit)</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PD0 to PD7 8 pins	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>IP</p> <p>High current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 1 pin	<p>Port E</p> <p>Data bus → Inverter → RD (Port E) → Interruption circuit → IP → Ground</p>	Hi-Z
PE1/EC/INT2 1 pin	<p>Port E</p> <p>Data bus → Inverter → RD (Port E) → Interruption circuit/Event counter → IP → Ground</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output or PWM output → MPX → Driver stage (AND gates, inverters) → Buffer → Resistor → Data bus Hi-Z control, Port E data, Port/DA output select → MPX RD (Port E) → Driver stage</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output → MPX → Driver stage (AND gates, inverters) → Buffer → Resistor → Data bus Hi-Z control, Port E data, Port/DA output select → MPX RD (Port E) → Driver stage</p>	H level

Pin	Circuit format	When reset
AN0 to AN3 4 pins	<p style="text-align: center;">Input multiplexer</p> <p>The circuit consists of an input multiplexer (represented by a square box) connected to four pins (AN0 to AN3). The output of the multiplexer goes through an IP (Invert) gate and then to an A/D converter (represented by a square box).</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p style="text-align: center;">Port F</p> <p style="text-align: center;">Input multiplexer</p> <p>The circuit includes a Port F block. It features an input multiplexer (square box) connected to four pins (PF0/AN4 to PF3/AN7). The output goes through an IP gate, then a buffer (triangle), and finally a driver (triangle) connected to a data bus. A RD (Port F) signal is also shown.</p>	Hi-Z
PF4/AN8 to PF7/AN11 4 pins	<p style="text-align: center;">Port F</p> <p>This row shares the Port F block. It shows Port F data being processed by Port/AD select logic (including AND gates and an IP gate). The output is then connected to an A/D converter (square box) via an input multiplexer (square box).</p>	Hi-Z
PG0 to PG4 PG5/PCK 6 pins	<p style="text-align: center;">Port G</p> <p style="text-align: center;">Schmitt input</p> <p>The circuit includes a Port G block. It features a Schmitt input (square box) connected to six pins (PG0 to PG4). The output goes through an IP gate, then a buffer (triangle), and finally a driver (triangle) connected to a data bus. A RD (Port G) signal is also shown.</p>	Hi-Z
PG6/EXI0 PG7/EXI1 2 pins	<p style="text-align: center;">Port G</p> <p style="text-align: center;">Schmitt input</p> <p>The circuit includes a Port G block. It features a Schmitt input (square box) connected to two pins (PG6/EXI0 and PG7/EXI1). The output goes through an IP gate, then a buffer (triangle), and finally a driver (triangle) connected to both an FRC capture unit and a data bus. A RD (Port G) signal is also shown.</p>	Hi-Z
PH0 to PH7 8 pins	<p style="text-align: center;">Port H</p> <p>The circuit includes a Port H block. It features a Schmitt input (square box) connected to eight pins (PH0 to PH7). The output goes through an IP gate, then a buffer (triangle), and finally a driver (triangle) connected to a data bus. A RD (Port H) signal is also shown.</p>	Hi-Z

Pin	Circuit format	When reset
PI2/PWM PI3/TO/ADJ 2 pins	<p>Port I</p> <p>PI2 ... From 14-bit PWM PI3 ... From timer/counter, 32kHz timer</p>	Hi-Z
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>PI1 ... To remote control circuit PI4 ... To interruption circuit PI7 ... To serial CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>From serial CH1</p> <p>Note) PI5 is schmitt input PI6 is inverter input</p> <p>To serial CH1</p>	Hi-Z

Pin	Circuit format	When reset
PJ0 to PJ7 8 pins	<p>Port J</p>	Hi-Z
$\overline{CS0}$ SI0 2 pins	<p>Schmitt input</p>	Hi-Z
SO0 1 pin		Hi-Z
$\overline{SCK0}$ 1 pin		Hi-Z
EXTAL XTAL 2 pins	<ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during stop. 	Oscillation

Pin	Circuit format	When reset
TEX TX 2 pins	 <p>32kHz timer counter</p> <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level. 	Oscillation
RST 1 pin	 <p>Pull-up resistor</p> <p>Schmitt input</p>	L level
MP 1 pin	 <p>IP</p> <p>CPU mode</p>	Hi-Z

Absolute Maximum Ratings(V_{ss} = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13	V	On-chip PROM power supply
	A _{VDD}	A _{Vss} to +7.0 ^{*1}	V	
	A _{Vss}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 ^{*2}	V	
Output voltage	V _{OUT}	-0.3 to +7.0 ^{*2}	V	
Medium withstand output voltage	V _{OUTP}	-0.3 to +15.0	V	PH pin
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than large current output pins: per pin
	I _{OLC}	20	mA	Large current port pin ^{*3} : per pin
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	-10 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package type
		380		LQFP package type

^{*1} A_{VDD} and V_{DD} should be set to a same voltage.^{*2} V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.^{*3} The large current operation transistors are the N-CH transistors of the PD and PH ports.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	2.7	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		2.7	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.5	5.5	V	Guaranteed operation range by TEX clock
		2.0	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	A _{VDD}	3.0	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS schmitt input*3 and PE0/INT0 pin
			5.5	V	CMOS schmitt input*6
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL pin*4, *7 and TEX pin*5, *7
		V _{DD} - 0.2	V _{DD} + 0.2	V	EXTAL pin*4, *8 and TEX pin*5, *8
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, *7
		0	0.2V _{DD}	V	*2, *8
	V _{ILS}	0	0.2V _{DD}	V	CMOS schmitt input*3 and PE0/INT0 pin
	V _{ILEX}	-0.3	0.4	V	EXTAL pin*4, *7 and TEX pin*5, *7
		-0.3	0.2	V	EXTAL pin*4, *8 and TEX pin*5, *8
Operating temperature	Topr	-10	+75	°C	

*1 A_{VDD} and V_{DD} should be set to a same voltage.

*2 Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

*3 Each pin of SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

*4 It specifies only when the external clock is input.

*5 It specifies only when the external event count clock is input.

*6 Each pin of CS0, SI0, and PG.

*7 In case of 4.5 to 5.5V supply voltage (V_{DD}).*8 In case of 2.7 to 3.3V supply voltage (V_{DD}).

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to $5.5V$)

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	PD, PH	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IH} = 5.5V	0.1		10	μA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	μA
	I _{ILR}	RST		-1.5		-400	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	μA
Open drain output leakage current (N-CH Tr OFF in state)	I _{LOH}	PH	V _{DD} = 5.5V V _{OH} = 12V			50	μA
Supply current* ¹	I _{DD1}	V _{DD}	16MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 5V ± 0.5V* ²		28	50	mA
	I _{DDS1}		SLEEP mode V _{DD} = 5V ± 0.5V		1.7	8	mA
	I _{DD2}		32kHz crystal oscillation (C ₁ = C ₂ = 47pF) V _{DD} = 2.75V ± 0.25V		0.6	1.8	mA
	I _{DDS2}		SLEEP mode V _{DD} = 2.75V ± 0.25V		7	30	μA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 5V ± 0.5V			30	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

*¹ When entire output pins are open.*² When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

DC Characteristics ($V_{DD} = 2.7$ to $3.3V$)

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (V _{OL} only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 2.7V, I _{OH} = -0.12mA	2.5			V
			V _{DD} = 2.7V, I _{OH} = -0.45mA	2.1			V
Low level output voltage	V _{OL}	V _{DD} = 2.7V, I _{OL} = 1.0mA V _{DD} = 2.7V, I _{OL} = 1.4mA				0.25	V
			PD, PH	V _{DD} = 2.7V, I _{OL} = 4.5mA			0.4 V
Input current	I _{IHE}	EXTAL	V _{DD} = 3.3V, V _{IH} = 3.3V	0.3		20	μA
	I _{IIE}		V _{DD} = 3.3V, V _{IL} = 0.3V	-0.3		-20	μA
	I _{IHT}	TEX	V _{DD} = 3.3V, V _{IH} = 3.3V	0.1		10	μA
	I _{ILT}		V _{DD} = 3.3V, V _{IL} = 0.3V	-0.1		-10	μA
	I _{ILR}	RST		-0.9		-200	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	V _{DD} = 3.3V, VI = 0, 3.3V			±10	μA
Open drain output leakage current	I _{LOH}	PH	V _{DD} = 3.3V, V _{OH} = 12V			50	μA
Supply current*1	I _{DD1}	V _{DD}	12MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 3.0V ± 0.3V*2		10	30	mA
	I _{DDS1}		SLEEP mode V _{DD} = 3.0V ± 0.3V		0.7	2.5	mA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 3.0V ± 0.3V			30	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 When entire output pins are open.




*2 When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

AC Characteristics**(1) Clock timing**(Ta = -10 to +75°C, V_{DD} = 2.7 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit	
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	V _{DD} = 4.5 to 5.5V	1	16	MHz
					1	12	
System clock input pulse width	t _{XL} , t _{XH}	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	V _{DD} = 4.5 to 5.5V	28		ns
					37.5		
System clock input rise and fall times	t _{CR} , t _{CF}	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)		200	ns	
Event count clock input pulse width	t _{EH} , t _{EL}	EC	Fig. 3	t _{sys} × 4*		ns	
Event count clock input rise and fall times	t _{ER} , t _{EF}	EC	Fig. 3		20	ns	
System clock frequency	fc	TEX TX	Fig. 2 V _{DD} = 2.5 to 5.5V (32kHz clock applied condition)	32.768		kHz	
Event count clock input pulse width	t _{TL} , t _{TH}	TEX	Fig. 3	10		μs	
Event count clock input rise and fall times	t _{TR} , t _{TF}	TEX	Fig. 3		20	ms	

* t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS ↓ → SCK delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↑ → SCK floating delay time	t _{DCKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↓ → SO delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS ↓ → SO floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 100		ns
SI input setup time (against SCK ↑)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (against SCK ↑)	t _{ksi}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 200	ns
			SCK output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO means each pin of CS → CS0, SCK → SCK0, SI → SI0, and SO → SO0 respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0)

(Ta = -10 to +75°C, VDD = 2.7 to 3.3V, Vss = 0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 250	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 250	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
\overline{CS} high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI input setup time (against SCK \uparrow)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (against SCK \uparrow)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK $\downarrow \rightarrow SO$ delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 250	ns
			SCK output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO means each pin of $\overline{CS} \rightarrow CS0$, $\overline{SCK} \rightarrow SCK0$, $\overline{SI} \rightarrow SI0$, and $\overline{SO} \rightarrow SO0$
respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1)(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	4000/fc - 100		ns
SI1 input setup time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.


Serial transfer (CH1)(Ta = -10 to +75°C, V_{DD} = 2.7 to 3.3V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	4000/fc - 150		ns
SI1 input setup time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 250	ns
			SCK1 output mode		125	ns


Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing**(3) General purpose prescaler**(Ta = -10 to +75°C, V_{DD} = 2.7 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	f _{PCK}	PCK				12	MHz
External clock input pulse width	t _{WH} , t _{WL}	PCK		33			ns
External clock input rise and fall times	t _R , t _F	PCK				200	ns

Fig. 6. General purpose prescaler timing


(4) A/D converter characteristics (Ta = -10 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVSS = 0V			±2	LSB
Conversion time	t _{CONV}			160/f _{ADC} *			μs
Sampling time	t _{SAMP}			12/f _{ADC} *			μs
Reference input voltage	V _{REF}	AV _{REF}	VDD = AVDD = 4.5 to 5.5V	AVDD - 0.5		AVDD	V
Analog input voltage	V _{IAN}	AN0 to AN11		0			V
AV _{REF} current	I _{REF}	AV _{REF}	Operating mode		0.6	1.0	mA
	I _{REFS}		SLEEP mode STOP mode 32kHz operating mode			10	μA

(Ta = -10 to +75°C, VDD = AVDD = 2.7 to 3.3V, AVREF = 2.7 to AVDD, Vss = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 3.0V			±1	LSB
Absolute error			VSS = AVSS = 0V			±2	LSB
Conversion time	t _{CONV}			160/f _{ADC} *			μs
Sampling time	t _{SAMP}			12/f _{ADC} *			μs
Reference input voltage	V _{REF}	AV _{REF}	VDD = AVDD = 2.7 to 3.3V	AVDD - 0.3		AVDD	V
Analog input voltage	V _{IAN}	AN0 to AN11		0			V
AV _{REF} current	I _{REF}	AV _{REF}	Operating mode		0.3	0.7	mA
	I _{REFS}		SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 7. Definitions of A/D converter terms



* The value of f_{ADC} is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).



When PS2 is selected, f_{ADC} = fc/2

When PS1 is selected, f_{ADC} = fc

(5) Interruption, reset input

(Ta = -10 to +75°C, VDD = 2.7 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high and low level widths	tIH tIL	<u>INT0</u> <u>INT1</u> <u>INT2</u> NMI PJ0 to PJ7		1		μs
Reset input low level width	tRSL	<u>RST</u>		32/fc		μs

Fig. 8. Interruption input timing**Fig. 9. Reset input timing**


(6) Others


(Ta = -10 to +75°C, VDD = 2.7 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
EXI input high and low level widths	tEIH tEIL	EXI0 EXI1	tsys = 2000/fc	$t_{FRC} \times 8 + 200 + t_{sys}$		ns

Note) tsys indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")
 $t_{FRC} = 1000/fc$ [ns]

Fig. 10. Other timings





Supplement**Fig. 11. Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12				
		16.00	12	12				
	P3	32.768kHz	30	18	470K	(ii)		

Products List

Option item	Mask product	CXP819P60MQ-4-□□□	CXP819P60MR-4-□□□
Package	100-pin plastic QFP/LQFP	100-pin plastic QFP	100-pin plastic LQFP
ROM capacity	52K bytes/60K bytes	PROM 60K bytes	PROM 60K bytes
Pull-up resistor for reset pin	Existent/Non-existent	Existent	Existent


Characteristics Curve



Package Outline

Unit : mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	—

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

100PIN LQFP (PLASTIC)



NOTE: Dimension "*" does not include mold protrusion.

SONY CODE	LQFP-100P-L01
EIAJ CODE	LQFP100-P-1414
JEDEC CODE	—

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.8g