

CMOS 8-bit Single Chip Microcomputer


Description

The CXP81952M/81960M is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, 32kHz timer/event counter, remote control reception circuit, and FRC capture unit, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP81952M/81960M provides sleep/stop functions which enable to lower power consumption and ultra-low speed instruction mode in 32kHz operation.


Features


- A wide instruction set (213 instructions) which covers various types of data
 - 16-bit operation/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle
 - 200ns at 20MHz operation (4.5 to 5.5V)
 - 333ns at 12MHz operation (2.7 to 5.5V)
 - 122 μ s at 32kHz operation
- Incorporated ROM capacity 52K bytes (CXP81952M), 60K bytes (CXP81960M)
- Incorporated RAM capacity 2048 bytes
- Peripheral functions
 - A/D converter 8 bits, 12 channels, successive approximation system (Conversion time of 16 μ s at 20MHz)
 - Serial Interface Incorporated buffer RAM (1 to 32 bytes auto transfer), 1 channel
 - Timer Incorporated 8-bit and 8-stage FIFO (1 to 8 bytes auto transfer), 1 channel
 - High precision timing pattern generator 8-bit timer, 8-bit timer/counter, 19-bit time base timer, 32kHz timer/counter
 - PWM/DA gate output PPG: maximum of 19 pins, 32 stages programmable
 - RTG: 5 pins, 2 channels
 - PWM: 12 bits, 2 channels (Repetitive frequency of 78kHz at 20MHz)
 - DA gate pulse output: 13 bits, 4 channels
 - FRC capture unit Incorporated 26-bit and 8-stage FIFO
 - PWM output 14 bits, 1 channel
 - Remote control reception circuit 8-bit pulse measurement counter with on-chip 6-stage FIFO
- Interruption 20 factors, 15 vectors, multi-interruption possible
- Standby mode Sleep/stop
- Package 100-pin plastic QFP/LQFP
- Piggyback/evaluator CXP81900M



Structure


Silicon gate CMOS IC

Block Diagram

Pin Assignment 1 (Top View) 100-pin QFP package


- Note)**
1. NC (Pin 90) is always connected to VDD.
 2. Vss (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Assignment 2 (Top View) 100-pin LQFP package



Note) 1. NC (Pin 88) is always connected to V_{DD}.

2. Vss (Pins 39 and 86) are both connected to GND.
 3. MP (Pin 37) is always connected to GND.

Pin Description

Symbol	I/O	Description	
PA0/PPO0 to PA7/PPO7	Output/ Real-time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real-time pulse output port. (19 pins)
PB0/PPO8 to PB7/PPO15	Output/ Real-time output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	
PC0/PPO16 to PC2/PPO18	I/O/ Real-time output	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)	
PC3/RTO3 to PC7/RTO7	I/O/ Real-time output		Real-time pulse generator (RTG) output. Functions as high precision real-time pulse output port. (5 pins)
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of 4bits. Can drive 12mA sink current. (8 pins)	
PE0/INT0	Input/Input		Input pin to request external interruption. Active at the falling edge.
PE1/EC/INT2	Input/Input/Input	(Port E) 8-bit port. Lower 2 bits are for input; upper 6 bits are for output. (8 pins)	External event input pin for timer/counter. Input pin to request external interruption. Active at the falling edge.
PE2/PWM0	Output/Output		PWM output pins. (2 pins)
PE3/PWM1	Output/Output		
PE4/DAA0	Output/Output		
PE5/DAA1	Output/Output		
PE6/DAB0	Output/Output		
PE7/DAB1	Output/Output		DA gate pulse output pins. (4 pins)
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)	
PF0/AN4 to PF3/AN7	Input/Input	(Port F) 8-bit port. Lower 4 bits are for input; upper 4 bits are for output. Lower 4 bits also serve as standby release input pin. (8 pins)	
PF4/AN8 to PF7/AN11	Output/Input		
SCK0	I/O	Serial clock (CH0) I/O pin.	
SO0	Ouput	Serial data (CH0) output pin.	
SI0	Input	Serial data (CH0) input pin.	
CS0	Input	Serial chip select (CH0) input pin.	

Symbol	I/O	Description	
PG0 to PG4	Input	(Port G) 8-bit input port. (8 pins)	External input pin to FRC capture unit.
PG5			
PG6/EXI0			
PG7/EXI1			
PH0 to PH7	Output	(Port H) 8-bit output port; N-ch open drain output of medium drive voltage (12V) and large current (12mA). (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be set in a unit of single bits. (7 pins)	Remote control reception circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/ADJ	I/O/Output/Output		Timer/counter, 32kHz oscillation adjustment output pin.
PI4/INT1/ NMI	I/O/Input/Input		Input pin to request external interruption and non-maskable interruption. Active at the falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. I/O and standby release input can be set in a unit of single bits.	
EXTAL	Input	Connects a crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connects a crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)	
TX	Output		
RST	Input	System reset pin; active at Low level.	
MP	Input		
AV _{DD}		Microprocessor mode input pin. Always connect to GND.	
AV _{REF}	Input	Positive power supply pin of A/D converter.	
AV _{ss}		Reference voltage input pin of A/D converter.	
V _{DD}		GND pin of A/D converter.	
V _{ss}		Positive power supply pin.	
		GND pin. Connect both V _{ss} pins to GND.	

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 16 pins	<p>Port A Port B</p> <p>PPO data</p> <p>Port A or Port B</p> <p>Data bus</p> <p>RD (Port A or Port B)</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>Data bus</p> <p>RD (Port C)</p> <p>(Every bit)</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PD0 to PD7 8 pins	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>(Every 4 bits) (PD0 to 3 PD4 to 7)</p> <p>IP</p> <p>Large current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 1 pin	<p>Port E</p> <p>Data bus → RD (Port E) → Interruption circuit → IP → Input protection circuit</p>	Hi-Z
PE1/EC/INT2 1 pin	<p>Port E</p> <p>Data bus → RD (Port E) → Interruption circuit/ event counter → IP → Input protection circuit</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output or PWM output → MPX → Driver stage (741 op-amp)</p> <p>Hi-Z control, Port E data, Port/DA output selection → MPX</p> <p>Data bus ← RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output → MPX → Driver stage (741 op-amp)</p> <p>Hi-Z control, Port E data, Port/DA output selection → MPX</p> <p>Data bus ← RD (Port E)</p>	High level

Pin	Circuit format	When reset
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>A/D converter</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>Data bus</p> <p>RD (Port F)</p>	Hi-Z
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>Port F data</p> <p>Data bus</p> <p>RD (Port F)</p> <p>Port/AD selection</p> <p>A/D converter</p> <p>Input multiplexer</p>	Hi-Z
PG0 to PG5 6 pins	<p>Port G</p> <p>Schmitt input</p> <p>Data bus</p> <p>RD (Port G)</p>	Hi-Z
PG6/EXI0 PG7/EXI1 2 pins	<p>Port G</p> <p>Schmitt input</p> <p>FRC capture unit</p> <p>Data bus</p> <p>RD (Port G)</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>Medium drive voltage 12V</p> <p>Large current 12mA</p> <p>Port H data</p> <p>Data bus</p> <p>RD (Port H)</p>	Hi-Z

Pin	Circuit format	When reset
PI2/PWM PI3/TO/ADJ 2 pins	<p>Port I</p> <p>PI2 ... From 14-bit PWM PI3 ... From timer/counter, 32kHz timer</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>MPX</p> <p>IP</p>	Hi-Z
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>Schmitt input</p> <p>IP</p> <p>PI1 ... To remote control circuit PI4 ... To interruption circuit PI7 ... To serial CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>From serial CH1</p> <p>Port I data</p> <p>Port I direction</p> <p>Data bus</p> <p>RD (Port I)</p> <p>MPX</p> <p>MPX</p> <p>IP</p> <p>Note) (PI5 is Schmitt input (PI6 is inverter input)</p> <p>To serial CH1</p>	Hi-Z

Pin	Circuit format	When reset
PJ0 to PJ7 8 pins		Hi-Z
$\overline{CS0}$ SIO 2 pins	<p>Schmitt input</p> <p>To SIO</p>	Hi-Z
SO0 1 pin	<p>SO0 from SIO</p> <p>SO0 output enable</p>	Hi-Z
$\overline{SCK0}$ 1 pin	<p>Internal serial clock from SIO</p> <p>SCK0 output enable</p> <p>External serial clock to SIO</p> <p>Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	<ul style="list-style-type: none"> Diagram shows the circuit composition during oscillation. Feedback resistor is removed during stop mode. 	Oscillation

Pin	Circuit format	When reset
TEX TX 2 pins	<p>Diagram shows the circuit composition during oscillation. The TEX pin is connected to one input of a Schmitt input (OP) through an inverter (IP). The other input of the OP is connected to ground. The output of the OP is connected to one input of a 32kHz timer counter. The other input of the timer counter is connected to the TX pin through another inverter (IP). The output of the timer counter is connected to the TX pin.</p> <ul style="list-style-type: none"> • Diagram shows the circuit composition during oscillation. • Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs Low level and TX pin outputs High level. 	Oscillation
\overline{RST} 1 pin	<p>Diagram shows the RST pin circuit. The RST pin is connected to one input of a Schmitt input (OP) through an inverter (IP). The other input of the OP is connected to ground. A pull-up resistor is connected between the output of the OP and the RST pin. The output of the OP is connected to the RST pin.</p>	Low level
MP 1 pin	<p>Diagram shows the MP pin circuit. The MP pin is connected to one input of an inverter (IP). The output of the inverter is connected to an open collector output stage.</p>	Hi-Z

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	AV _{DD}	AV _{ss} to +7.0* ¹	V	
	AV _{ss}	−0.3 to +0.3	V	
Input voltage	V _{IN}	−0.3 to +7.0* ²	V	
Output voltage	V _{OUT}	−0.3 to +7.0* ²	V	
Medium drive output voltage	V _{OUTP}	−0.3 to +15.0	V	PH pin
High level output current	I _{OH}	−5	mA	
High level total output current	ΣI _{OH}	−50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Pins excluding large current outputs (value per pin)
	I _{OLC}	20	mA	Large current output pin (value per pin* ³)
Low level total output current	ΣI _{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	−20 to +75	°C	
Storage temperature	T _{stg}	−55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP
		380		LQFP

*¹ AV_{DD} and V_{DD} should be set to the same voltage.*² V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.*³ The large current operation transistors are the N-CH transistors of the PD and PH ports.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(V_{ss} = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks		
Supply voltage	V _{DD}	4.5	5.5	V	f _c = 20MHz or less	Guaranteed operation range for high-speed mode (1/2 frequency dividing clock)	
		2.7	5.5	V	f _c = 12MHz or less		
		2.7	5.5	V	Guaranteed operation range for low-speed mode (1/16 frequency dividing clock)		
		2.5	5.5	V	Guaranteed operation range by TEX clock		
		2.0	5.5	V	Guaranteed data hold range for stop mode		
Analog supply voltage	A _{VDD}	2.7	5.5	V	*1		
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2		
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS Schmitt input* ³ and PE0/INT0		
			5.5	V	CMOS Schmitt input* ⁶		
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL* ⁴ , * ⁷ and TEX* ⁵ , * ⁷		
		V _{DD} - 0.2	V _{DD} + 0.2	V	EXTAL* ⁴ , * ⁸ and TEX* ⁵ , * ⁸		
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, * ⁷		
		0	0.2V _{DD}	V	*2, * ⁸		
	V _{IILS}	0	0.2V _{DD}	V	CMOS Schmitt input* ³ and PE0/INT0		
	V _{IILEX}	-0.3	0.4	V	EXTAL* ⁴ , * ⁷ and TEX* ⁵ , * ⁷		
		-0.3	0.2	V	EXTAL* ⁴ , * ⁸ and TEX* ⁵ , * ⁸		
Operating temperature	T _{opr}	-20	+75	°C			

*1 A_{VDD} and V_{DD} should be set to the same voltage.

*2 Normal input ports (PC, PD, PF0 to PF3, PG, PI and PJ), MP

*3 SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1

*4 Specifies only when the external clock is input.

*5 Specifies only when the external event count clock is input.

*6 CS0, SI0 and PG

*7 In case of 4.5 to 5.5V supply voltage (V_{DD}).*8 In case of 2.7 to 3.3V supply voltage (V_{DD}).

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to 5.5 V)

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit	
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V	
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V	
Low level output voltage	V _{OL}	V _{OL} (Vol only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V	
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V	
		PD, PH	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V	
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA	
	I _{IIE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA	
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IH} = 5.5V	0.1		10	μA	
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	μA	
	I _{ILR}	RST*1		-1.5		-400	μA	
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	V _{DD} = 5.5V, VI = 0, 5.5V			±10	μA	
Open drain output leakage current (in N-CH Tr OFF state)	I _{LOH}	PH	V _{DD} = 5.5V V _{OH} = 12V			50	μA	
Supply current*2	I _{DD1}	V _{DD}	High speed mode (1/2 frequency dividing clock) operation		39	60	mA	
	I _{DDS1}		V _{DD} = 5.5V, 20MHz crystal oscillation (C ₁ = C ₂ = 15pF)					
	I _{DD2}		V _{DD} = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		39	100	μA	
	I _{DDS2}	V _{DD}	Sleep mode		2.1	10	mA	
	I _{DDS3}		V _{DD} = 5.5V, 20MHz crystal oscillation (C ₁ = C ₂ = 15pF)					
	I _{DDS2}		V _{DD} = 3V, 32kHz crystal oscillation (C ₁ = C ₂ = 47pF)		7	30	μA	
	I _{DDS3}		Stop mode				10	μA
			V _{DD} = 5.5V, termination of 20MHz and 32kHz oscillation					
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF	

*1 For RST pin, specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

*2 When all output pins are open.

DC Characteristics ($V_{DD} = 2.7$ to $3.3V$)

(Ta = -20 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7,	V _{DD} = 2.7V, I _{OH} = -0.12mA	2.5			V
			V _{DD} = 2.7V, I _{OH} = -0.45mA	2.1			V
Low level output voltage	V _{OL}	PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 2.7V, I _{OL} = 1.0mA			0.25	V
			V _{DD} = 2.7V, I _{OL} = 1.4mA			0.4	V
		PD, PH	V _{DD} = 2.7V, I _{OL} = 4.5mA			0.9	V
Input current	I _{IHE}	EXTAL	V _{DD} = 3.3V, V _{IH} = 3.3V	0.3		20	μA
	I _{IIE}		V _{DD} = 3.3V, V _{IL} = 0.3V	-0.3		-20	μA
	I _{IHT}	TEX	V _{DD} = 3.3V, V _{IH} = 3.3V	0.1		10	μA
	I _{ILT}		V _{DD} = 3.3V, V _{IL} = 0.3V	-0.1		-10	μA
	I _{ILR}	RST ^{*1}		-0.9		-200	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST ^{*1}	V _{DD} = 3.3V, VI = 0, 3.3V			±10	μA
Open drain output leakage current	I _{LOH}	PH	V _{DD} = 3.3V, V _{OH} = 12V			50	μA
Supply current ^{*2}	I _{DD1}	V _{DD}	12MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 3.0V ± 0.3V ^{*3}		13	25	mA
	I _{DDS1}		Sleep mode V _{DD} = 3.0V ± 0.3V		0.7	2.0	mA
	I _{DDS3}		Stop mode (EXTAL and TEX pins oscillation stop) V _{DD} = 3.0V ± 0.3V			10	μA
Input capacity	C _{IN}	Other than V _{DD} , Vss, AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

^{*1} For RST pin, specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

^{*2} When all output pins are open.

^{*3} When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high-speed mode (1/2 dividing clock).




AC Characteristics**(1) Clock timing**

(Ta = -20 to +75°C, VDD = 2.7 to 5.5V, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit	
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	VDD = 4.5 to 5.5V	1	20	MHz
					1	12	
System clock input pulse width	tXL, tXH	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	VDD = 4.5 to 5.5V	23		ns
					37.5		
System clock input rise and fall times	tCR, tCF	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)		200	ns	
Event count clock input pulse width	tEH, tEL	EC	Fig. 3		tsys × 4*1	ns	
Event count clock input rise and fall times	tER, tEF	EC	Fig. 3		20	ns	
System clock frequency	fc	TEX TX	Fig. 2 VDD = 2.5 to 5.5V (32kHz clock applied condition)	32.768		kHz	
Event count clock input pulse width	tTL, tTH	TEX	Fig. 3	10		μs	
Event count clock input rise and fall times	tTR, tTF	TEX	Fig. 3		20	ms	

*1 tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS ↓ → SCK delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↑ → SCK floating delay time	t _{DCKSF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↓ → SO delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS ↓ → SO floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS High level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK High and Low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc – 100		ns
SI input setup time (for SCK ↑)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (for SCK ↑)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 200	ns
			SCK output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represents CS0, SCK0, SI0 and SO0, respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0)(Ta = -20 to +75°C, V_{DD} = 2.7 to 3.3V, V_{ss} = 0V reference)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS ↓ → SCK delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 250	ns
CS ↑ → SCK floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↓ → SO delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 250	ns
CS ↓ → SO floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS High level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK High and Low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc – 150		ns
SI input setup time (for SCK ↑)	t _{SIK}	SI0	SCK input mode	–t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (for SCK ↑)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 250	ns
			SCK output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represents CS0, SCK0, SI0 and SO0, respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1)(Ta = -20 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK1 High and Low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	4000/fc - 100		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{ksi}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.


Serial transfer (CH1)(Ta = -20 to +75°C, V_{DD} = 2.7 to 3.3V, V_{ss} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK1 High and Low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	4000/fc - 150		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{ksi}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 250	ns
			SCK1 output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing

(4) A/D converter characteristics


(Ta = -20 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, Vss = AVss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			Vss = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*1			μs
Sampling time	tSAMP			12/fADC*1			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 4.5 to 5.5V	AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		Sleep mode Stop mode 32kHz operating mode			10	μA

(Ta = -20 to +75°C, VDD = AVDD = 2.7 to 3.3V, AVREF = 2.7 to AVDD, Vss = AVss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 3.0V			±1	LSB
Absolute error			Vss = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*1			μs
Sampling time	tSAMP			12/fADC*1			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 2.7 to 3.3V	AVDD - 0.3		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.3	0.7	mA
	IREFS		Sleep mode Stop mode 32kHz operating mode			10	μA

Fig. 6. Definitions of A/D converter terms



*1 The value of fADC is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, fADC = fc/2

When PS1 is selected, fADC = fc

(4) Interruption, reset input (Ta = -20 to +75°C, V_{DD} = 2.7 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption High and Low level widths	t _{IH} t _{IL}	<u>INT0</u> <u>INT1</u> <u>INT2</u> <u>NMI</u> PJ0 to PJ7		1		μs
Reset input Low level width	t _{RS}	<u>RST</u>		32/fc		μs

Fig. 7. Interruption input timing





Fig. 8. Reset input timing




(5) Others

(Ta = -20 to +75°C, V_{DD} = 2.7 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
EXI input High and Low level widths	t _{EIH} t _{EIL}	EXI0 EXI1	t _{sys} = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).
t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")
t_{FRC} = 1000/fc [ns]

Fig. 9. Other timings



Appendix**Fig. 10. Recommended oscillation circuit**





Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12				
		16.00	12	12				
	P3	32.768kHz	30	18	470K	(ii)		
NIHON DENPA KOGYO CO., LTD	AT-51	20.00	2*1	2*1	0*1	(i)		

*1 Typical

Mask option table

Item	Content	
Reset pin pull-up resistor	Non-existent	Existent


Characteristics Curve



Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



NOTE: Dimension "s" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	-----