



(5 µs Min)

8

Š

88

8 8

OUTPUT MODE

SONY

INPUT MODE

X

ā

HiZ

BUSY

ğ

B

以

18

CXK1013P

CXK1013P

Electrical Characteristics 2.

 $(Ta=-40 \text{ to} + 85 \text{ C}, V_{cc} = 5V \pm 10\%, GND=0V)$

]	
Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Clock pulse width	Ĺwĸ		5			ΣΨ
Clock pulse width	twı		5			μs.
Data input setup time	tos		1			Sπ
Data input hold time	rd 1		0			βĦ
Rise/Fall time	לדי נו				-	8#
Chip enable setup time	tcES		5			ВĦ
Chip enable hold time 1	tcek!		СЛ			μS
Chip enable hold time 2	tcen2		100			µs.
Clock setup time	tcxs		5			us
Data delay time	ton	CL=100pF			4	µs.
BUSY output delay time*3	teo	BUSY, R=10kΩ			500	us.
Number of Read	N _R	Refresh period	107	10°		time
Program time	tpp	During internal timer usage #1		40	<u>1</u> 8	ms.
Erasure time	te	During external control *2	16	8	8	35
Write time	Ē	During external control +2	16	20	8	35
Memory retention time 1	Ę.	After rewriting 10 times Store at Ta=85°C	10			year
Memory retention time I	t H H Z	After rewritng 10 ⁵ times Store at Ta=85°C				уеаг

- *1. Indicates the value when Ta=25 °C.
- *2. Usage of ranges t_{E} to t_{W} (16mS to 100mS) presents no problems for Erasure ans Write in functions.
- *3. See Fig. 2.

Command Table

-										
	×		1	1	1	0	0	0	0	¥
	×	-	1	0	0	1	1	0	0	캺
	*	1	0	1	0	1	0	1	0	M2
	-	0	0	0	0	0	0	0	0	MI
	Test mode ,Usage forbidden	Test mode , Usage forbidden	Test mode , Usage forbidden	DR: Memory Read	No operation	Test mode ,Usage forbidden	ALDW: All byte write	DW: Memory Write	No operation	Operational Command

SONY.

Description of Circuit Operations

Timing

At the rise time of Sync clock (\overline{SCK}) , data is taken in from DL and with the fall time, data is output from DD. Input data should be stabilized, from \overline{SCK} rise time and before $1\mu s$.

2) DR:Data Read (Memory Read)

 $\overline{\text{CE}}$ is set to L and then the first clock is input after 5 μ s. By entering address data (A8 to A1) and mode data (M4 M3 M2 M1=1010), from the 17th clock and in syncronization with the fall time, D7 D6 through D0 are output in the respective order. When the rise time of the 24th clock has taken place, set $\overline{\text{CE}}$ to H after 5 μ s.

3) DW:Data Write (Memory Write)

CE is set to L and then the first clock is input after 5/s.

By entering Address data (A8 to A1), mode data rise time of the 24th clock, Erasure and Write are performed automatically.

As $\overline{\text{BUSY}}$ pin outputs L during ERASURE and WRITE following H output and after 5 μ s.

When BUSY pin is not in use, set $\overline{\text{CE}}$ to H after 100ms(Typ.Max.)

4) ALDW:All Byte Data Write

By entering Mode Data (M4 M3 M2 M1=0100), Write operation of the same data (D7 to D0) is carried out simultaneously to all addresses. CE timing and $\overline{\text{BUSY}}$ output are the same as in above article 3).

5) External control of Erasure and Write

Erasure and Write pulses are generated by the built in C and R.

However, external control is also possible.

By setting \overline{OSC} pin to L in DW or ALDW modes, Erasure and Write control are possible throug the usage of \overline{SCK} pin.

Erasure is carried out during CE(20ms Typ.) and Write during tw(20ms Typ.).

By setting \overline{SCK} pin to H after the lapse of actual completion takes place about $50\mu s$ after the pulse generation. ($50\mu s$ Typ., $100\mu s$ Max.)

At that time \overline{BUSY} pin changes from L to H. Over $5\mu s$ after it has turned to H, set \overline{CE} pin to H. When \overline{BUSY} pin is not in use, after \overline{SCK} pin has turned from L to H(t $_{\text{H}}$) by over $100\mu s$ set \overline{CE} to H.