October 1987 Revised January 1999

CD40192BC • CD40193BC Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary Counter

General Description

FAIRCHILD

SEMICONDUCTOR

The CD40192BC and CD40193BC up/down counters are monolithic complementary MOS (CMOS) integrated circuits. The CD40192BC is a BCD counter, while the CD40193BC is a binary counter.

Counting up and counting down is performed by two count inputs, one being held HIGH while the other is clocked. The outputs change on the positive-going transition of this clock.

These counters feature preset inputs that are enabled when load is a logical "0" and a clear which forces all outputs to "0" when it is at logical "1". The counters also have carry and borrow outputs so that they can be cascaded using no external circuitry.

All inputs are protected against damage due to static discharge by clamps to V_{DD} and V_{SS}.

Features


- Wide supply voltage range: 3V to 15V
- High noise immunity: 0.45 V_{DD} (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Carry and borrow outputs for easy expansion to N-bit by cascading
- Asynchronous clear
- Equivalent to: MM74C192 and MM74C193

Ordering Code:


Package Number	Package Description
N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
	N16E N16E

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram




Cascading Packages



Counter CD40192BC • CD40193BC Synchronous 4-Bit Up/Down Decade Counter • Synchronous 4-Bit Up/Down Binary

DS005988.prf © 1999 Fairchild Semiconductor Corporation



www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Recommen	ded Operating
Conditions	(Note 2)

(Note 2)	-
DC Supply Voltage (V _{DD}) Input Voltage (V _{IN})	-0.5 to +18 V_{DC} -0.5 to V_{DD} +0.5 V_{DC}
Storage Temperature Range (T _S)	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (T _L)	
(Soldering, 10 seconds)	260°C

DC Supply Voltage (V _{DD}) Input Voltage (V_{IN}) Operating Temperature Range (T_A) CD40192BC, CD40193BC

3 to 15 V_{DC} 0 to V_{DD} V_{DC}

CD40192BC, CD40193BC -40°C to +85°C Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The "Recommended Operating Conditions" and Electrical Characteristics tables provide conditions for actual device operation.

Note 2: $V_{SS} = 0V$ unless otherwise specified.


DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	−40°C		+25°C			+85°C		Units
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I _{DD}	Quiescent Device	$V_{DD} = 5V$, $V_{IN} = V_{DD}or V_{SS}$		20			20		150	μA
	Current	V_{DD} = 10V, V_{IN} = V_{DD} or V_{SS}		40			40		300	μA
		V_{DD} = 15V, V_{IN} = V_{DD} or V $_{SS}$		80			80		600	μA
V _{OL}	LOW Level	$V_{DD} = 5V$		0.05			0.05		0.05	V
	Output Voltage	$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	V
V _{OH}	HIGH Level	$V_{DD} = 5V$	4.95		4.95			4.95		V
	Output Voltage	$V_{DD} = 10V$	9.95		9.95			9.95		V
		$V_{DD} = 15V$	14.95		14.95			14.95		V
VIL	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5			1.5		1.5	V
	Input Voltage	$V_{DD} = 10V$, $V_O = 1V$ or $9V$		3.0			3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0			4.0		4.0	V
V _{IH}	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5			3.5		V
	Input Voltage	$V_{DD} = 10V$, $V_O = 1V$ or $9V$	7.0		7.0			7.0		V
		V_{DD} = 15V, V_{O} = 1.5V or 13.5V	11.0		11.0			11.0		V
I _{OL}	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_O = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I _{OH}	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	Current (Note 4)	$V_{DD} = 10V, V_O = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I _{IN}	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.3		-10 ⁻⁵	-0.3		-1.0	μA
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10 ⁻⁵	0.3		1.0	μA

Note 4: I_{OH} and I_{OL} are tested one output at a time.


www.fairchildsemi.com


Propagation Delay Time from Count Up or Count Down to Q Propagation Delay Time from Count Up to Carry	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 5V$ $V_{DD} = 10V$		250 100 80 120	400 160 130 200	n
Count Down to Q Propagation Delay Time	$V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 5V$ $V_{DD} = 10V$		80 120	130	
Propagation Delay Time	$V_{DD} = 5V$ $V_{DD} = 10V$		120		n
	$V_{DD} = 10V$			200	
rom Count Up to Carry					n
			50	80	n
	$V_{DD} = 15V$		40	65	r
Propagation Delay Time	$V_{DD} = 5V$		120	200	n
om Count Down	$V_{DD} = 10V$		50	80	n
Borrow	$V_{DD} = 15V$		40	65	n
ime Prior to Load	$V_{DD} = 5V$		100	160	n
hat Data Must	$V_{DD} = 10V$		30	50	n
se Present	$V_{DD} = 15V$		25	40	n
Propagation Delay Time	$V_{DD} = 5V$		130	220	n
om Clear to Q	$V_{DD} = 10V$		60	100	n
	$V_{DD} = 15V$		50	80	r
Propagation Delay Time	$V_{DD} = 5V$		300	480	n
rom Load to Q	$V_{DD} = 10V$		120	190	n
	$V_{DD} = 15V$		95	150	r
Jutput Transition Time			100	200	n
			50	100	r
				80	n
laximum Count Frequency					М
					M
			12.5		M
					μ
r Fall Time					h
		1			μ
					n
/idth					n
					r
					n
ulse Width					r
					n
					n
uise width					n
verege Input Consoltance					r
четауе триг сараспансе			3	r.5	р
			10	15	р
			10	15	þ
ower Dissipation Capacity			100		p
ower Dissipation Capacity		plete explanation, see		storistics appli	
	Borrow me Prior to Load hat Data Must e Present ropagation Delay Time om Clear to Q ropagation Delay Time	Borrow $V_{DD} = 15V$ me Prior to Load $V_{DD} = 5V$ hat Data Must $V_{DD} = 10V$ e Present $V_{DD} = 15V$ ropagation Delay Time $V_{DD} = 5V$ om Clear to Q $V_{DD} = 10V$ $V_{DD} = 10V$ $V_{DD} = 15V$ ropagation Delay Time $V_{DD} = 5V$ om Load to Q $V_{DD} = 10V$ $V_{DD} = 10V$ $V_{DD} = 15V$ utput Transition Time $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ aximum Count Frequency $V_{DD} = 5V$ $V_{DD} = 15V$ $V_{DD} = 15V$ aximum Count Rise $V_{DD} = 5V$ $V_{DD} = 15V$ $V_{DD} = 15V$ inimum Count Pulse $V_{DD} = 5V$ $V_{DD} = 15V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 15V$ inimum Clear $V_{DD} = 5V$ ulse Width $V_{DD} = 5V$ $V_{DD} = 15V$ $V_{DD} = 15V$ inimum Load $V_{DD} = 5V$ ulse Width $V_{DD} = 15V$ ulse Width $V_{DD} = 15V$ under UrbacitanceLoad and DataInputs (A,B,C,D)Count Up, CountDown and ClearNown and Clear	Borrow $V_{DD} = 15V$ rme Prior to Load $V_{DD} = 5V$ hat Data Must $V_{DD} = 10V$ e Present $V_{DD} = 15V$ ropagation Delay Time $V_{DD} = 5V$ om Clear to Q $V_{DD} = 10V$ $V_{DD} = 15V$ ropagation Delay Time $V_{DD} = 5V$ om Load to Q $V_{DD} = 10V$ $V_{DD} = 15V$ utput Transition Time $V_{DD} = 5V$ $V_{DD} = 15V$ aximum Count Frequency $V_{DD} = 5V$ $V_{DD} = 15V$ 7.5aximum Count Rise $V_{DD} = 5V$ $V_{DD} = 15V$ 1inimum Count Pulse $V_{DD} = 5V$ $V_{DD} = 15V$ 1inimum Clear $V_{DD} = 5V$ ulse Width $V_{DD} = 5V$ $V_{DD} = 15V$ 10V $V_{DD} = 15V$ 1inimum Load $V_{DD} = 5V$ ulse Width $V_{DD} = 10V$ $V_{DD} = 15V$ 10V $V_{DD} = 10V$ 10V $V_{DD} = 15V$ 10V $V_{DD} = 10V$ 10V $V_{$	Borrow $V_{DD} = 15V$ 40 me Prior to Load $V_{DD} = 5V$ 100 hat Data Must $V_{DD} = 10V$ 30 e Present $V_{DD} = 15V$ 25 ropagation Delay Time $V_{DD} = 5V$ 130 om Clear to Q $V_{DD} = 10V$ 60 $V_{DD} = 15V$ 50 50 ropagation Delay Time $V_{DD} = 10V$ 60 $V_{DD} = 15V$ 50 50 om Load to Q $V_{DD} = 10V$ 95 utput Transition Time $V_{DD} = 5V$ 100 $V_{DD} = 15V$ 40 40 aximum Count Frequency $V_{DD} = 5V$ 2.5 $V_{DD} = 15V$ 7.5 12.5 aximum Count Rise $V_{DD} = 5V$ 7.5 $V_{DD} = 15V$ 1 1 inimum Count Pulse $V_{DD} = 5V$ 15 $V_{DD} = 15V$ 1 28 inimum Clear $V_{DD} = 5V$ 28 inimum Clear $V_{DD} = 5V$ 120 $V_{DD} = 5V$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $





www.fairchildsemi.com





Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.